Crate nrf52840_pac

source
Expand description

Peripheral access API for NRF52840 microcontrollers (generated using svd2rust v0.25.1 ( ))

You can find an overview of the generated API here.

API features to be included in the next svd2rust release can be generated by cloning the svd2rust repository, checking out the above commit, and running cargo doc --open.

Re-exports§

Modules§

  • Accelerated Address Resolver
  • Access control lists
  • CRYPTOCELL HOST_RGF interface
  • AES CCM Mode Encryption
  • Clock control
  • Comparator
  • ARM TrustZone CryptoCell register interface
  • AES ECB Mode Encryption
  • Event Generator Unit 0
  • Factory information configuration registers
  • Common register and bit access and modify traits
  • GPIO Tasks and Events
  • Inter-IC Sound
  • Low Power Comparator
  • Memory Watch Unit
  • NFC-A compatible radio
  • Non Volatile Memory Controller
  • GPIO Port 1
  • Pulse Density Modulation (Digital Microphone) Interface
  • Power control
  • Programmable Peripheral Interconnect
  • Pulse width modulation unit 0
  • Quadrature Decoder
  • External flash interface
  • 2.4 GHz radio
  • Random Number Generator
  • Real time counter 0
  • Successive approximation register (SAR) analog-to-digital converter
  • Serial Peripheral Interface 0
  • Serial Peripheral Interface Master with EasyDMA 0
  • SPI Slave 0
  • Software interrupt 0
  • Temperature Sensor
  • Timer/Counter 0
  • Timer/Counter 3
  • I2C compatible Two-Wire Interface 0
  • I2C compatible Two-Wire Master Interface with EasyDMA 0
  • I2C compatible Two-Wire Slave Interface with EasyDMA 0
  • Universal Asynchronous Receiver/Transmitter
  • UART with EasyDMA 0
  • User information configuration registers
  • Universal serial bus device
  • Watchdog Timer

Structs§

  • Accelerated Address Resolver
  • Access control lists
  • Cache and branch predictor maintenance operations
  • AES CCM Mode Encryption
  • CRYPTOCELL HOST_RGF interface
  • Clock control
  • Comparator
  • CPUID
  • ARM TrustZone CryptoCell register interface
  • Core peripherals
  • Debug Control Block
  • Data Watchpoint and Trace unit
  • AES ECB Mode Encryption
  • Event Generator Unit 0
  • Event Generator Unit 1
  • Event Generator Unit 2
  • Event Generator Unit 3
  • Event Generator Unit 4
  • Event Generator Unit 5
  • Factory information configuration registers
  • Flash Patch and Breakpoint unit
  • Floating Point Unit
  • GPIO Tasks and Events
  • Inter-IC Sound
  • Instrumentation Trace Macrocell
  • Low Power Comparator
  • Memory Protection Unit
  • Memory Watch Unit
  • NFC-A compatible radio
  • Nested Vector Interrupt Controller
  • Non Volatile Memory Controller
  • GPIO Port 1
  • GPIO Port 2
  • Pulse Density Modulation (Digital Microphone) Interface
  • Power control
  • Programmable Peripheral Interconnect
  • Pulse width modulation unit 0
  • Pulse width modulation unit 1
  • Pulse width modulation unit 2
  • Pulse width modulation unit 3
  • All the peripherals
  • Quadrature Decoder
  • External flash interface
  • 2.4 GHz radio
  • Random Number Generator
  • Real time counter 0
  • Real time counter 1
  • Real time counter 2
  • Successive approximation register (SAR) analog-to-digital converter
  • System Control Block
  • Serial Peripheral Interface 0
  • Serial Peripheral Interface 1
  • Serial Peripheral Interface 2
  • Serial Peripheral Interface Master with EasyDMA 0
  • Serial Peripheral Interface Master with EasyDMA 1
  • Serial Peripheral Interface Master with EasyDMA 2
  • Serial Peripheral Interface Master with EasyDMA 3
  • SPI Slave 0
  • SPI Slave 1
  • SPI Slave 2
  • Software interrupt 0
  • Software interrupt 1
  • Software interrupt 2
  • Software interrupt 3
  • Software interrupt 4
  • Software interrupt 5
  • SysTick: System Timer
  • Temperature Sensor
  • Timer/Counter 0
  • Timer/Counter 1
  • Timer/Counter 2
  • Timer/Counter 3
  • Timer/Counter 4
  • Trace Port Interface Unit
  • I2C compatible Two-Wire Interface 0
  • I2C compatible Two-Wire Interface 1
  • I2C compatible Two-Wire Master Interface with EasyDMA 0
  • I2C compatible Two-Wire Master Interface with EasyDMA 1
  • I2C compatible Two-Wire Slave Interface with EasyDMA 0
  • I2C compatible Two-Wire Slave Interface with EasyDMA 1
  • Universal Asynchronous Receiver/Transmitter
  • UART with EasyDMA 0
  • UART with EasyDMA 1
  • User information configuration registers
  • Universal serial bus device
  • Watchdog Timer

Enums§

Constants§