mirror/rtic
1
0
Fork 0
mirror of https://github.com/rtic-rs/rtic.git synced 2024-11-23 20:22:51 +01:00
Code Issues Projects Releases Packages Wiki Activity

Clarify BASEPRI and NVIC interaction

Browse source 
Co-authored-by: Henrik Tjäder <henrik@tjaders.com>
This commit is contained in:
n8tlarsen 2022-12-19 18:16:25 -06:00 committed by GitHub
parent 60132495d9
commit 70ebcc409f
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 4 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
book/en/src/internals/targets.md
View file

@ -28,8 +28,10 @@ This implementation is covered in depth by Chapter 4.5 of this book.
## Source Masking
Since there is no hardware support for a priority ceiling, RTIC must instead rely on the Nested
Vectored Interrupt Controller (NVIC) present in the core architecture. Consider Figure 1 below,
Without a `BASEPRI` register which allows for directly setting a priority ceiling in the Nested
Vectored Interrupt Controller (NVIC), RTIC must instead rely on disabling (masking) interrupts.
Consider Figure 1 below,
showing two tasks A and B where A has higher priority but shares a resource with B.
#### *Figure 1: Shared Resources and Source Masking*