mirror/rtic
1
0
Fork 0
mirror of https://github.com/rtic-rs/rtic.git synced 2025-12-16 21:05:35 +01:00
Code Issues Projects Releases Packages Wiki Activity

Add mecall backend

Browse source
This commit is contained in:
Román Cárdenas Rodríguez 2025-01-28 12:38:07 +01:00 • committed by Henrik Tjäder
parent 183e73904a
commit 6b021de4a0
5 changed files with 32 additions and 22 deletions
Download patch file Download diff file Expand all files Collapse all files

7
rtic-macros/src/codegen/bindings/riscv_slic.rs
View file

@ -108,10 +108,6 @@ pub fn pre_init_checks(app: &App, _analysis: &SyntaxAnalysis) -> Vec<TokenStream
pub fn pre_init_enable_interrupts(app: &App, analysis: &CodegenAnalysis) -> Vec<TokenStream2> {
let mut stmts = vec![];
// First, we reset and disable all the interrupt controllers
stmts.push(quote!(rtic::export::clear_interrupts();));
// Then, we set the corresponding priorities
let interrupt_ids = analysis.interrupts.iter().map(|(p, (id, _))| (p, id));
for (&p, name) in interrupt_ids.chain(
app.hardware_tasks
@ -122,8 +118,7 @@ pub fn pre_init_enable_interrupts(app: &App, analysis: &CodegenAnalysis) -> Vec<
rtic::export::set_priority(slic::SoftwareInterrupt::#name, #p);
));
}
// Finally, we activate the interrupts
stmts.push(quote!(rtic::export::set_interrupts();));
stmts
}