mirror/rtic
1
0
Fork 0
mirror of https://github.com/rtic-rs/rtic.git synced 2025-12-16 21:05:35 +01:00
Code Issues Projects Releases Packages Wiki Activity

Configure CI for new backends

Browse source
This commit is contained in:
Román Cárdenas Rodríguez 2025-01-28 12:54:18 +01:00 • committed by Henrik Tjäder
parent 6b021de4a0
commit 4542367fc9
3 changed files with 8 additions and 23 deletions
Download patch file Download diff file Expand all files Collapse all files

20
.github/workflows/build.yml vendored
View file

@ -155,7 +155,7 @@ jobs:
matrix: matrix:
backend: backend:
- riscv32-imc-clint - riscv32-imc-clint
- riscv32-imac-clint - riscv32-imc-mecall
toolchain: toolchain:
- stable - stable
steps: steps:
@ -168,18 +168,12 @@ jobs:
- name: Configure Rust target - name: Configure Rust target
run: | run: |
rustup target add riscv32imac-unknown-none-elf
rustup target add riscv32imc-unknown-none-elf rustup target add riscv32imc-unknown-none-elf
- name: Cache Dependencies - name: Cache Dependencies
uses: Swatinem/rust-cache@v2 uses: Swatinem/rust-cache@v2
- name: Check the examples - name: Check the examples
if: ${{ matrix.backend == 'riscv32-imc-clint' }}
run: cargo xtask --platform hifive1 --backend ${{ matrix.backend }} --exampleexclude static example-check
- name: Check the examples
if: ${{ matrix.backend != 'riscv32-imc-clint' }}
run: cargo xtask --platform hifive1 --backend ${{ matrix.backend }} example-check run: cargo xtask --platform hifive1 --backend ${{ matrix.backend }} example-check
# Platform esp32c3: verify all examples, checks # Platform esp32c3: verify all examples, checks
@ -341,7 +335,7 @@ jobs:
matrix: matrix:
backend: backend:
- riscv32-imc-clint - riscv32-imc-clint
- riscv32-imac-clint - riscv32-imc-mecall
toolchain: toolchain:
- stable - stable
steps: steps:
@ -355,7 +349,6 @@ jobs:
- name: Configure Rust target - name: Configure Rust target
run: | run: |
rustup target add riscv32imac-unknown-none-elf
rustup target add riscv32imc-unknown-none-elf rustup target add riscv32imc-unknown-none-elf
- name: Add Rust component llvm-tools-preview - name: Add Rust component llvm-tools-preview
@ -389,11 +382,6 @@ jobs:
which qemu-system-riscv32 which qemu-system-riscv32
- name: Run-pass tests - name: Run-pass tests
if: ${{ matrix.backend == 'riscv32-imc-clint' }}
run: cargo xtask --deny-warnings --platform hifive1 --backend ${{ matrix.backend }} --exampleexclude static qemu
- name: Run-pass tests
if: ${{ matrix.backend != 'riscv32-imc-clint' }}
run: cargo xtask --deny-warnings --platform hifive1 --backend ${{ matrix.backend }} qemu run: cargo xtask --deny-warnings --platform hifive1 --backend ${{ matrix.backend }} qemu
# Platform esp32c3: verify the example output with run-pass tests # Platform esp32c3: verify the example output with run-pass tests
@ -897,9 +885,9 @@ jobs:
needs: needs:
- formatcheck - formatcheck
- checklm3s6965 - checklm3s6965
# checkhifive1 TODO # - checkhifive1 # TODO
- clippylm3s6965 - clippylm3s6965
# clippyhifive1 TODO # - clippyhifive1 # TODO
- checkexampleslm3s6965 - checkexampleslm3s6965
- checkexampleshifive1 - checkexampleshifive1
- checkexamplesesp32c3 - checkexamplesesp32c3

2
rtic-macros/CHANGELOG.md
View file

@ -7,6 +7,8 @@ For each category, *Added*, *Changed*, *Fixed* add new entries at the top!
## [Unreleased] ## [Unreleased]
- Adapt `slic` backends to new version with `mecall`
## [v2.1.1] - 2024-12-06 ## [v2.1.1] - 2024-12-06
### Changed ### Changed

9
xtask/src/argument_parsing.rs
View file

@ -252,12 +252,7 @@ impl Platforms {
let c = "-C".to_string(); let c = "-C".to_string();
match self { match self {
Platforms::Esp32C3 => vec![c, "link-arg=-Tlinkall.x".to_string()], Platforms::Esp32C3 => vec![c, "link-arg=-Tlinkall.x".to_string()],
Platforms::Hifive1 => vec![ Platforms::Hifive1 => vec![c, "link-arg=-Thifive1-link.x".to_string()],
c.clone(),
"link-arg=-Thifive1-link.x".to_string(),
c,
"portable_atomic_target_feature=\"zaamo\"".to_string(),
],
Platforms::Lm3s6965 => vec![c, "link-arg=-Tlink.x".to_string()], Platforms::Lm3s6965 => vec![c, "link-arg=-Tlink.x".to_string()],
Platforms::Nrf52840 => vec![ Platforms::Nrf52840 => vec![
c.clone(), c.clone(),
@ -315,7 +310,7 @@ impl Platforms {
_ => Err(()), _ => Err(()),
}, },
Platforms::Hifive1 => match backend.to_target() { Platforms::Hifive1 => match backend.to_target() {
RISCV32IMC | RISCV32IMAC => Ok(None), RISCV32IMC => Ok(None),
_ => Err(()), _ => Err(()),
}, },
Platforms::Lm3s6965 => match backend.to_target() { Platforms::Lm3s6965 => match backend.to_target() {