mirror of
https://github.com/rtic-rs/rtic.git
synced 2024-12-12 05:07:16 +01:00
2 lines
No EOL
36 KiB
HTML
2 lines
No EOL
36 KiB
HTML
<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Channel enable clear register"><title>nrf52840_pac::ppi::chenclr - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-b0742ba02757f159.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="nrf52840_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.83.0 (90b35a623 2024-11-26)" data-channel="1.83.0" data-search-js="search-f0d225181b97f9a4.js" data-settings-js="settings-805db61a62df4bd2.js" ><script src="../../../static.files/storage-1d39b6787ed640ff.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-f070b9041d14864c.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-0111fcff984fae8f.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../nrf52840_pac/index.html">nrf52840_<wbr>pac</a><span class="version">0.12.2</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module chenclr</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In nrf52840_<wbr>pac::<wbr>ppi</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><span class="rustdoc-breadcrumbs"><a href="../../index.html">nrf52840_pac</a>::<wbr><a href="../index.html">ppi</a></span><h1>Module <span>chenclr</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/nrf52840_pac/ppi/chenclr.rs.html#1-2210">source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Channel enable clear register</p>
|
||
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.CHENCLR_SPEC.html" title="struct nrf52840_pac::ppi::chenclr::CHENCLR_SPEC">CHENCLR_<wbr>SPEC</a></div><div class="desc docblock-short">Channel enable clear register</div></li><li><div class="item-name"><a class="struct" href="struct.R.html" title="struct nrf52840_pac::ppi::chenclr::R">R</a></div><div class="desc docblock-short">Register <code>CHENCLR</code> reader</div></li><li><div class="item-name"><a class="struct" href="struct.W.html" title="struct nrf52840_pac::ppi::chenclr::W">W</a></div><div class="desc docblock-short">Register <code>CHENCLR</code> writer</div></li></ul><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="enum" href="enum.CH0_A.html" title="enum nrf52840_pac::ppi::chenclr::CH0_A">CH0_A</a></div><div class="desc docblock-short">Channel 0 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH0_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH0_AW">CH0_AW</a></div><div class="desc docblock-short">Channel 0 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH1_A.html" title="enum nrf52840_pac::ppi::chenclr::CH1_A">CH1_A</a></div><div class="desc docblock-short">Channel 1 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH1_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH1_AW">CH1_AW</a></div><div class="desc docblock-short">Channel 1 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH2_A.html" title="enum nrf52840_pac::ppi::chenclr::CH2_A">CH2_A</a></div><div class="desc docblock-short">Channel 2 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH2_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH2_AW">CH2_AW</a></div><div class="desc docblock-short">Channel 2 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH3_A.html" title="enum nrf52840_pac::ppi::chenclr::CH3_A">CH3_A</a></div><div class="desc docblock-short">Channel 3 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH3_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH3_AW">CH3_AW</a></div><div class="desc docblock-short">Channel 3 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH4_A.html" title="enum nrf52840_pac::ppi::chenclr::CH4_A">CH4_A</a></div><div class="desc docblock-short">Channel 4 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH4_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH4_AW">CH4_AW</a></div><div class="desc docblock-short">Channel 4 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH5_A.html" title="enum nrf52840_pac::ppi::chenclr::CH5_A">CH5_A</a></div><div class="desc docblock-short">Channel 5 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH5_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH5_AW">CH5_AW</a></div><div class="desc docblock-short">Channel 5 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH6_A.html" title="enum nrf52840_pac::ppi::chenclr::CH6_A">CH6_A</a></div><div class="desc docblock-short">Channel 6 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH6_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH6_AW">CH6_AW</a></div><div class="desc docblock-short">Channel 6 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH7_A.html" title="enum nrf52840_pac::ppi::chenclr::CH7_A">CH7_A</a></div><div class="desc docblock-short">Channel 7 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH7_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH7_AW">CH7_AW</a></div><div class="desc docblock-short">Channel 7 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH8_A.html" title="enum nrf52840_pac::ppi::chenclr::CH8_A">CH8_A</a></div><div class="desc docblock-short">Channel 8 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH8_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH8_AW">CH8_AW</a></div><div class="desc docblock-short">Channel 8 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH9_A.html" title="enum nrf52840_pac::ppi::chenclr::CH9_A">CH9_A</a></div><div class="desc docblock-short">Channel 9 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH9_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH9_AW">CH9_AW</a></div><div class="desc docblock-short">Channel 9 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH10_A.html" title="enum nrf52840_pac::ppi::chenclr::CH10_A">CH10_A</a></div><div class="desc docblock-short">Channel 10 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH10_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH10_AW">CH10_AW</a></div><div class="desc docblock-short">Channel 10 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH11_A.html" title="enum nrf52840_pac::ppi::chenclr::CH11_A">CH11_A</a></div><div class="desc docblock-short">Channel 11 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH11_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH11_AW">CH11_AW</a></div><div class="desc docblock-short">Channel 11 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH12_A.html" title="enum nrf52840_pac::ppi::chenclr::CH12_A">CH12_A</a></div><div class="desc docblock-short">Channel 12 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH12_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH12_AW">CH12_AW</a></div><div class="desc docblock-short">Channel 12 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH13_A.html" title="enum nrf52840_pac::ppi::chenclr::CH13_A">CH13_A</a></div><div class="desc docblock-short">Channel 13 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH13_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH13_AW">CH13_AW</a></div><div class="desc docblock-short">Channel 13 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH14_A.html" title="enum nrf52840_pac::ppi::chenclr::CH14_A">CH14_A</a></div><div class="desc docblock-short">Channel 14 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH14_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH14_AW">CH14_AW</a></div><div class="desc docblock-short">Channel 14 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH15_A.html" title="enum nrf52840_pac::ppi::chenclr::CH15_A">CH15_A</a></div><div class="desc docblock-short">Channel 15 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH15_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH15_AW">CH15_AW</a></div><div class="desc docblock-short">Channel 15 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH16_A.html" title="enum nrf52840_pac::ppi::chenclr::CH16_A">CH16_A</a></div><div class="desc docblock-short">Channel 16 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH16_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH16_AW">CH16_AW</a></div><div class="desc docblock-short">Channel 16 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH17_A.html" title="enum nrf52840_pac::ppi::chenclr::CH17_A">CH17_A</a></div><div class="desc docblock-short">Channel 17 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH17_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH17_AW">CH17_AW</a></div><div class="desc docblock-short">Channel 17 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH18_A.html" title="enum nrf52840_pac::ppi::chenclr::CH18_A">CH18_A</a></div><div class="desc docblock-short">Channel 18 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH18_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH18_AW">CH18_AW</a></div><div class="desc docblock-short">Channel 18 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH19_A.html" title="enum nrf52840_pac::ppi::chenclr::CH19_A">CH19_A</a></div><div class="desc docblock-short">Channel 19 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH19_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH19_AW">CH19_AW</a></div><div class="desc docblock-short">Channel 19 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH20_A.html" title="enum nrf52840_pac::ppi::chenclr::CH20_A">CH20_A</a></div><div class="desc docblock-short">Channel 20 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH20_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH20_AW">CH20_AW</a></div><div class="desc docblock-short">Channel 20 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH21_A.html" title="enum nrf52840_pac::ppi::chenclr::CH21_A">CH21_A</a></div><div class="desc docblock-short">Channel 21 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH21_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH21_AW">CH21_AW</a></div><div class="desc docblock-short">Channel 21 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH22_A.html" title="enum nrf52840_pac::ppi::chenclr::CH22_A">CH22_A</a></div><div class="desc docblock-short">Channel 22 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH22_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH22_AW">CH22_AW</a></div><div class="desc docblock-short">Channel 22 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH23_A.html" title="enum nrf52840_pac::ppi::chenclr::CH23_A">CH23_A</a></div><div class="desc docblock-short">Channel 23 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH23_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH23_AW">CH23_AW</a></div><div class="desc docblock-short">Channel 23 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH24_A.html" title="enum nrf52840_pac::ppi::chenclr::CH24_A">CH24_A</a></div><div class="desc docblock-short">Channel 24 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH24_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH24_AW">CH24_AW</a></div><div class="desc docblock-short">Channel 24 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH25_A.html" title="enum nrf52840_pac::ppi::chenclr::CH25_A">CH25_A</a></div><div class="desc docblock-short">Channel 25 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH25_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH25_AW">CH25_AW</a></div><div class="desc docblock-short">Channel 25 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH26_A.html" title="enum nrf52840_pac::ppi::chenclr::CH26_A">CH26_A</a></div><div class="desc docblock-short">Channel 26 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH26_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH26_AW">CH26_AW</a></div><div class="desc docblock-short">Channel 26 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH27_A.html" title="enum nrf52840_pac::ppi::chenclr::CH27_A">CH27_A</a></div><div class="desc docblock-short">Channel 27 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH27_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH27_AW">CH27_AW</a></div><div class="desc docblock-short">Channel 27 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH28_A.html" title="enum nrf52840_pac::ppi::chenclr::CH28_A">CH28_A</a></div><div class="desc docblock-short">Channel 28 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH28_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH28_AW">CH28_AW</a></div><div class="desc docblock-short">Channel 28 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH29_A.html" title="enum nrf52840_pac::ppi::chenclr::CH29_A">CH29_A</a></div><div class="desc docblock-short">Channel 29 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH29_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH29_AW">CH29_AW</a></div><div class="desc docblock-short">Channel 29 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH30_A.html" title="enum nrf52840_pac::ppi::chenclr::CH30_A">CH30_A</a></div><div class="desc docblock-short">Channel 30 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH30_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH30_AW">CH30_AW</a></div><div class="desc docblock-short">Channel 30 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH31_A.html" title="enum nrf52840_pac::ppi::chenclr::CH31_A">CH31_A</a></div><div class="desc docblock-short">Channel 31 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="enum" href="enum.CH31_AW.html" title="enum nrf52840_pac::ppi::chenclr::CH31_AW">CH31_AW</a></div><div class="desc docblock-short">Channel 31 enable clear register. Writing ‘0’ has no effect</div></li></ul><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="type" href="type.CH0_R.html" title="type nrf52840_pac::ppi::chenclr::CH0_R">CH0_R</a></div><div class="desc docblock-short">Field <code>CH0</code> reader - Channel 0 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH0_W.html" title="type nrf52840_pac::ppi::chenclr::CH0_W">CH0_W</a></div><div class="desc docblock-short">Field <code>CH0</code> writer - Channel 0 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH1_R.html" title="type nrf52840_pac::ppi::chenclr::CH1_R">CH1_R</a></div><div class="desc docblock-short">Field <code>CH1</code> reader - Channel 1 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH1_W.html" title="type nrf52840_pac::ppi::chenclr::CH1_W">CH1_W</a></div><div class="desc docblock-short">Field <code>CH1</code> writer - Channel 1 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH2_R.html" title="type nrf52840_pac::ppi::chenclr::CH2_R">CH2_R</a></div><div class="desc docblock-short">Field <code>CH2</code> reader - Channel 2 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH2_W.html" title="type nrf52840_pac::ppi::chenclr::CH2_W">CH2_W</a></div><div class="desc docblock-short">Field <code>CH2</code> writer - Channel 2 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH3_R.html" title="type nrf52840_pac::ppi::chenclr::CH3_R">CH3_R</a></div><div class="desc docblock-short">Field <code>CH3</code> reader - Channel 3 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH3_W.html" title="type nrf52840_pac::ppi::chenclr::CH3_W">CH3_W</a></div><div class="desc docblock-short">Field <code>CH3</code> writer - Channel 3 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH4_R.html" title="type nrf52840_pac::ppi::chenclr::CH4_R">CH4_R</a></div><div class="desc docblock-short">Field <code>CH4</code> reader - Channel 4 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH4_W.html" title="type nrf52840_pac::ppi::chenclr::CH4_W">CH4_W</a></div><div class="desc docblock-short">Field <code>CH4</code> writer - Channel 4 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH5_R.html" title="type nrf52840_pac::ppi::chenclr::CH5_R">CH5_R</a></div><div class="desc docblock-short">Field <code>CH5</code> reader - Channel 5 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH5_W.html" title="type nrf52840_pac::ppi::chenclr::CH5_W">CH5_W</a></div><div class="desc docblock-short">Field <code>CH5</code> writer - Channel 5 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH6_R.html" title="type nrf52840_pac::ppi::chenclr::CH6_R">CH6_R</a></div><div class="desc docblock-short">Field <code>CH6</code> reader - Channel 6 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH6_W.html" title="type nrf52840_pac::ppi::chenclr::CH6_W">CH6_W</a></div><div class="desc docblock-short">Field <code>CH6</code> writer - Channel 6 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH7_R.html" title="type nrf52840_pac::ppi::chenclr::CH7_R">CH7_R</a></div><div class="desc docblock-short">Field <code>CH7</code> reader - Channel 7 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH7_W.html" title="type nrf52840_pac::ppi::chenclr::CH7_W">CH7_W</a></div><div class="desc docblock-short">Field <code>CH7</code> writer - Channel 7 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH8_R.html" title="type nrf52840_pac::ppi::chenclr::CH8_R">CH8_R</a></div><div class="desc docblock-short">Field <code>CH8</code> reader - Channel 8 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH8_W.html" title="type nrf52840_pac::ppi::chenclr::CH8_W">CH8_W</a></div><div class="desc docblock-short">Field <code>CH8</code> writer - Channel 8 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH9_R.html" title="type nrf52840_pac::ppi::chenclr::CH9_R">CH9_R</a></div><div class="desc docblock-short">Field <code>CH9</code> reader - Channel 9 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH9_W.html" title="type nrf52840_pac::ppi::chenclr::CH9_W">CH9_W</a></div><div class="desc docblock-short">Field <code>CH9</code> writer - Channel 9 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH10_R.html" title="type nrf52840_pac::ppi::chenclr::CH10_R">CH10_R</a></div><div class="desc docblock-short">Field <code>CH10</code> reader - Channel 10 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH10_W.html" title="type nrf52840_pac::ppi::chenclr::CH10_W">CH10_W</a></div><div class="desc docblock-short">Field <code>CH10</code> writer - Channel 10 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH11_R.html" title="type nrf52840_pac::ppi::chenclr::CH11_R">CH11_R</a></div><div class="desc docblock-short">Field <code>CH11</code> reader - Channel 11 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH11_W.html" title="type nrf52840_pac::ppi::chenclr::CH11_W">CH11_W</a></div><div class="desc docblock-short">Field <code>CH11</code> writer - Channel 11 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH12_R.html" title="type nrf52840_pac::ppi::chenclr::CH12_R">CH12_R</a></div><div class="desc docblock-short">Field <code>CH12</code> reader - Channel 12 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH12_W.html" title="type nrf52840_pac::ppi::chenclr::CH12_W">CH12_W</a></div><div class="desc docblock-short">Field <code>CH12</code> writer - Channel 12 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH13_R.html" title="type nrf52840_pac::ppi::chenclr::CH13_R">CH13_R</a></div><div class="desc docblock-short">Field <code>CH13</code> reader - Channel 13 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH13_W.html" title="type nrf52840_pac::ppi::chenclr::CH13_W">CH13_W</a></div><div class="desc docblock-short">Field <code>CH13</code> writer - Channel 13 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH14_R.html" title="type nrf52840_pac::ppi::chenclr::CH14_R">CH14_R</a></div><div class="desc docblock-short">Field <code>CH14</code> reader - Channel 14 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH14_W.html" title="type nrf52840_pac::ppi::chenclr::CH14_W">CH14_W</a></div><div class="desc docblock-short">Field <code>CH14</code> writer - Channel 14 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH15_R.html" title="type nrf52840_pac::ppi::chenclr::CH15_R">CH15_R</a></div><div class="desc docblock-short">Field <code>CH15</code> reader - Channel 15 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH15_W.html" title="type nrf52840_pac::ppi::chenclr::CH15_W">CH15_W</a></div><div class="desc docblock-short">Field <code>CH15</code> writer - Channel 15 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH16_R.html" title="type nrf52840_pac::ppi::chenclr::CH16_R">CH16_R</a></div><div class="desc docblock-short">Field <code>CH16</code> reader - Channel 16 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH16_W.html" title="type nrf52840_pac::ppi::chenclr::CH16_W">CH16_W</a></div><div class="desc docblock-short">Field <code>CH16</code> writer - Channel 16 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH17_R.html" title="type nrf52840_pac::ppi::chenclr::CH17_R">CH17_R</a></div><div class="desc docblock-short">Field <code>CH17</code> reader - Channel 17 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH17_W.html" title="type nrf52840_pac::ppi::chenclr::CH17_W">CH17_W</a></div><div class="desc docblock-short">Field <code>CH17</code> writer - Channel 17 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH18_R.html" title="type nrf52840_pac::ppi::chenclr::CH18_R">CH18_R</a></div><div class="desc docblock-short">Field <code>CH18</code> reader - Channel 18 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH18_W.html" title="type nrf52840_pac::ppi::chenclr::CH18_W">CH18_W</a></div><div class="desc docblock-short">Field <code>CH18</code> writer - Channel 18 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH19_R.html" title="type nrf52840_pac::ppi::chenclr::CH19_R">CH19_R</a></div><div class="desc docblock-short">Field <code>CH19</code> reader - Channel 19 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH19_W.html" title="type nrf52840_pac::ppi::chenclr::CH19_W">CH19_W</a></div><div class="desc docblock-short">Field <code>CH19</code> writer - Channel 19 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH20_R.html" title="type nrf52840_pac::ppi::chenclr::CH20_R">CH20_R</a></div><div class="desc docblock-short">Field <code>CH20</code> reader - Channel 20 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH20_W.html" title="type nrf52840_pac::ppi::chenclr::CH20_W">CH20_W</a></div><div class="desc docblock-short">Field <code>CH20</code> writer - Channel 20 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH21_R.html" title="type nrf52840_pac::ppi::chenclr::CH21_R">CH21_R</a></div><div class="desc docblock-short">Field <code>CH21</code> reader - Channel 21 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH21_W.html" title="type nrf52840_pac::ppi::chenclr::CH21_W">CH21_W</a></div><div class="desc docblock-short">Field <code>CH21</code> writer - Channel 21 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH22_R.html" title="type nrf52840_pac::ppi::chenclr::CH22_R">CH22_R</a></div><div class="desc docblock-short">Field <code>CH22</code> reader - Channel 22 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH22_W.html" title="type nrf52840_pac::ppi::chenclr::CH22_W">CH22_W</a></div><div class="desc docblock-short">Field <code>CH22</code> writer - Channel 22 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH23_R.html" title="type nrf52840_pac::ppi::chenclr::CH23_R">CH23_R</a></div><div class="desc docblock-short">Field <code>CH23</code> reader - Channel 23 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH23_W.html" title="type nrf52840_pac::ppi::chenclr::CH23_W">CH23_W</a></div><div class="desc docblock-short">Field <code>CH23</code> writer - Channel 23 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH24_R.html" title="type nrf52840_pac::ppi::chenclr::CH24_R">CH24_R</a></div><div class="desc docblock-short">Field <code>CH24</code> reader - Channel 24 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH24_W.html" title="type nrf52840_pac::ppi::chenclr::CH24_W">CH24_W</a></div><div class="desc docblock-short">Field <code>CH24</code> writer - Channel 24 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH25_R.html" title="type nrf52840_pac::ppi::chenclr::CH25_R">CH25_R</a></div><div class="desc docblock-short">Field <code>CH25</code> reader - Channel 25 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH25_W.html" title="type nrf52840_pac::ppi::chenclr::CH25_W">CH25_W</a></div><div class="desc docblock-short">Field <code>CH25</code> writer - Channel 25 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH26_R.html" title="type nrf52840_pac::ppi::chenclr::CH26_R">CH26_R</a></div><div class="desc docblock-short">Field <code>CH26</code> reader - Channel 26 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH26_W.html" title="type nrf52840_pac::ppi::chenclr::CH26_W">CH26_W</a></div><div class="desc docblock-short">Field <code>CH26</code> writer - Channel 26 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH27_R.html" title="type nrf52840_pac::ppi::chenclr::CH27_R">CH27_R</a></div><div class="desc docblock-short">Field <code>CH27</code> reader - Channel 27 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH27_W.html" title="type nrf52840_pac::ppi::chenclr::CH27_W">CH27_W</a></div><div class="desc docblock-short">Field <code>CH27</code> writer - Channel 27 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH28_R.html" title="type nrf52840_pac::ppi::chenclr::CH28_R">CH28_R</a></div><div class="desc docblock-short">Field <code>CH28</code> reader - Channel 28 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH28_W.html" title="type nrf52840_pac::ppi::chenclr::CH28_W">CH28_W</a></div><div class="desc docblock-short">Field <code>CH28</code> writer - Channel 28 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH29_R.html" title="type nrf52840_pac::ppi::chenclr::CH29_R">CH29_R</a></div><div class="desc docblock-short">Field <code>CH29</code> reader - Channel 29 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH29_W.html" title="type nrf52840_pac::ppi::chenclr::CH29_W">CH29_W</a></div><div class="desc docblock-short">Field <code>CH29</code> writer - Channel 29 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH30_R.html" title="type nrf52840_pac::ppi::chenclr::CH30_R">CH30_R</a></div><div class="desc docblock-short">Field <code>CH30</code> reader - Channel 30 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH30_W.html" title="type nrf52840_pac::ppi::chenclr::CH30_W">CH30_W</a></div><div class="desc docblock-short">Field <code>CH30</code> writer - Channel 30 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH31_R.html" title="type nrf52840_pac::ppi::chenclr::CH31_R">CH31_R</a></div><div class="desc docblock-short">Field <code>CH31</code> reader - Channel 31 enable clear register. Writing ‘0’ has no effect</div></li><li><div class="item-name"><a class="type" href="type.CH31_W.html" title="type nrf52840_pac::ppi::chenclr::CH31_W">CH31_W</a></div><div class="desc docblock-short">Field <code>CH31</code> writer - Channel 31 enable clear register. Writing ‘0’ has no effect</div></li></ul></section></div></main></body></html> |