rtic/ci/expected/lm3s6965/complex.run
Román Cárdenas Rodríguez 4060c3def8
RISC-V support over CLINT (#815)
* Rebase to master

* using interrupt_mod

* bug fixes

* fix other backends

* Add changelog

* forgot about rtic-macros

* backend-specific configuration

* core peripherals optional over macro argument

* pre_init_preprocessing binding

* CI for RISC-V (WIP)

* separation of concerns

* add targets for RISC-V examples

* remove qemu feature

* prepare examples folder

* move examples all together

* move ci out of examples

* minor changes

* add cortex-m

* new xtask: proof of concept

* fix build.yml

* feature typo

* clean rtic examples

* reproduce weird issue

* remove unsafe code in user app

* update dependencies

* allow builds on riscv32imc

* let's fix QEMU

* Update .github/workflows/build.yml

Co-authored-by: Henrik Tjäder <henrik@tjaders.com>

* New build.rs

* removing test features

* adapt ui test to new version of clippy

* add more examples to RISC-V backend

* proper configuration of heapless for riscv32imc

* opt-out examples for riscv32imc

* point to new version of riscv-slic

* adapt new macro bindings

* adapt examples and CI to stable

* fix cortex-m CI

* Review

---------

Co-authored-by: Henrik Tjäder <henrik@tjaders.com>
2024-03-20 20:06:47 +00:00

47 lines
700 B
Text

init
idle p0 started
t2 p4 called 1 time
enter lock s4 0
t3 p4 exit
idle enter lock s3 0
idle pend t0
idle pend t1
idle pend t2
t2 p4 called 2 times
enter lock s4 1
t3 p4 exit
idle still in lock s3 0
t1 p3 called 1 time
t1 enter lock s4 2
t1 pend t0
t1 pend t2
t1 still in lock s4 2
t2 p4 called 3 times
enter lock s4 2
t3 p4 exit
t1 p3 exit
t0 p2 called 1 time
t0 p2 exit
back in idle
enter lock s2 0
idle pend t0
idle pend t1
t1 p3 called 2 times
t1 enter lock s4 3
t1 pend t0
t1 pend t2
t1 still in lock s4 3
t2 p4 called 4 times
enter lock s4 3
t3 p4 exit
t1 p3 exit
idle pend t2
t2 p4 called 5 times
enter lock s4 4
t3 p4 exit
idle still in lock s2 0
t0 p2 called 2 times
t0 p2 exit
idle exit