mirror of
https://github.com/rtic-rs/rtic.git
synced 2024-11-23 12:12:50 +01:00
3dfef74a4c
* Fix stm32 read-modify-write problem The `SR` register for STM32 clears when writing a zero to a bit. Therefore, all registers that should not be cleared need to be `1`. `modify` here caused a read-modify-write error that could clear unrelated flags. * Add changelog * Make initialization more deterministic * Update changelog * Beautification in comments --------- Co-authored-by: Martin Stumpf <martin.stumpf@vected.de> |
||
---|---|---|
.. | ||
src | ||
.gitignore | ||
build.rs | ||
Cargo.toml | ||
CHANGELOG.md |