mirror/rtic
1
0
Fork 0
mirror of https://github.com/rtic-rs/rtic.git synced 2024-12-26 03:49:34 +01:00
Code Issues Projects Releases Packages Wiki Activity
rtic/2/api/stm32_metapac/pwr/regs/index.html
korken89 d2b764a7c5 deploy: 1a1237690c
2024-12-06 13:35:18 +00:00

1 line
No EOL
6.3 KiB
HTML
Raw Permalink Blame History

<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `regs` mod in crate `stm32_metapac`."><title>stm32_metapac::pwr::regs - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-b0742ba02757f159.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="stm32_metapac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.83.0 (90b35a623 2024-11-26)" data-channel="1.83.0" data-search-js="search-f0d225181b97f9a4.js" data-settings-js="settings-805db61a62df4bd2.js" ><script src="../../../static.files/storage-1d39b6787ed640ff.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-f070b9041d14864c.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-0111fcff984fae8f.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../stm32_metapac/index.html">stm32_<wbr>metapac</a><span class="version">15.0.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module regs</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In stm32_<wbr>metapac::<wbr>pwr</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><span class="rustdoc-breadcrumbs"><a href="../../index.html">stm32_metapac</a>::<wbr><a href="../index.html">pwr</a></span><h1>Module <span>regs</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"></span></div><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.Cpucr.html" title="struct stm32_metapac::pwr::regs::Cpucr">Cpucr</a></div><div class="desc docblock-short">This register allows controlling CPU1 power.</div></li><li><div class="item-name"><a class="struct" href="struct.Cr1.html" title="struct stm32_metapac::pwr::regs::Cr1">Cr1</a></div><div class="desc docblock-short">PWR control register 1</div></li><li><div class="item-name"><a class="struct" href="struct.Cr2.html" title="struct stm32_metapac::pwr::regs::Cr2">Cr2</a></div><div class="desc docblock-short">This register is not reset by wakeup from Standby mode, RESET signal and VDD POR. It is only reset by VSW POR and VSWRST reset. This register shall not be accessed when VSWRST bit in RCC_BDCR register resets the VSW domain.After reset, PWR_CR2 register is write-protected. Prior to modifying its content, the DBP bit in PWR_CR1 register must be set to disable the write protection.</div></li><li><div class="item-name"><a class="struct" href="struct.Cr3.html" title="struct stm32_metapac::pwr::regs::Cr3">Cr3</a></div><div class="desc docblock-short">Reset only by POR only, not reset by wakeup from Standby mode and RESET pad. The lower byte of this register is written once after POR and shall be written before changing VOS level or ck_sys clock frequency. No limitation applies to the upper bytes.Programming data corresponding to an invalid combination of SDLEVEL, SDEXTHP, SDEN, LDOEN and BYPASS bits (see Table9) will be ignored: data will not be written, the written-once mechanism will lock the register and any further write access will be ignored. The default supply configuration will be kept and the ACTVOSRDY bit in PWR control status register 1 (PWR_CSR1) will go on indicating invalid voltage levels. The system shall be power cycled before writing a new value.</div></li><li><div class="item-name"><a class="struct" href="struct.Csr1.html" title="struct stm32_metapac::pwr::regs::Csr1">Csr1</a></div><div class="desc docblock-short">PWR control status register 1</div></li><li><div class="item-name"><a class="struct" href="struct.D3cr.html" title="struct stm32_metapac::pwr::regs::D3cr">D3cr</a></div><div class="desc docblock-short">This register allows controlling D3 domain power.Following reset VOSRDY will be read 1 by software</div></li><li><div class="item-name"><a class="struct" href="struct.Wkupcr.html" title="struct stm32_metapac::pwr::regs::Wkupcr">Wkupcr</a></div><div class="desc docblock-short">reset only by system reset, not reset by wakeup from Standby mode5 wait states are required when writing this register (when clearing a WKUPF bit in PWR_WKUPFR, the AHB write access will complete after the WKUPF has been cleared).</div></li><li><div class="item-name"><a class="struct" href="struct.Wkupepr.html" title="struct stm32_metapac::pwr::regs::Wkupepr">Wkupepr</a></div><div class="desc docblock-short">Reset only by system reset, not reset by wakeup from Standby mode</div></li><li><div class="item-name"><a class="struct" href="struct.Wkupfr.html" title="struct stm32_metapac::pwr::regs::Wkupfr">Wkupfr</a></div><div class="desc docblock-short">reset only by system reset, not reset by wakeup from Standby mode</div></li></ul></section></div></main></body></html>
Reference in a new issue View git blame Copy permalink