rtic/2/api/rp2040_pac/spi0/index.html
2024-12-06 13:35:18 +00:00

2 lines
No EOL
12 KiB
HTML

<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="SPI0"><title>rp2040_pac::spi0 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../static.files/rustdoc-b0742ba02757f159.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.83.0 (90b35a623 2024-11-26)" data-channel="1.83.0" data-search-js="search-f0d225181b97f9a4.js" data-settings-js="settings-805db61a62df4bd2.js" ><script src="../../static.files/storage-1d39b6787ed640ff.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-f070b9041d14864c.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-0111fcff984fae8f.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module spi0</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2 class="in-crate"><a href="../index.html">In crate rp2040_<wbr>pac</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><span class="rustdoc-breadcrumbs"><a href="../index.html">rp2040_pac</a></span><h1>Module <span>spi0</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/rp2040_pac/spi0.rs.html#1-277">source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>SPI0</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="mod" href="sspcpsr/index.html" title="mod rp2040_pac::spi0::sspcpsr">sspcpsr</a></div><div class="desc docblock-short">Clock prescale register, SSPCPSR on page 3-8</div></li><li><div class="item-name"><a class="mod" href="sspcr0/index.html" title="mod rp2040_pac::spi0::sspcr0">sspcr0</a></div><div class="desc docblock-short">Control register 0, SSPCR0 on page 3-4</div></li><li><div class="item-name"><a class="mod" href="sspcr1/index.html" title="mod rp2040_pac::spi0::sspcr1">sspcr1</a></div><div class="desc docblock-short">Control register 1, SSPCR1 on page 3-5</div></li><li><div class="item-name"><a class="mod" href="sspdmacr/index.html" title="mod rp2040_pac::spi0::sspdmacr">sspdmacr</a></div><div class="desc docblock-short">DMA control register, SSPDMACR on page 3-12</div></li><li><div class="item-name"><a class="mod" href="sspdr/index.html" title="mod rp2040_pac::spi0::sspdr">sspdr</a></div><div class="desc docblock-short">Data register, SSPDR on page 3-6</div></li><li><div class="item-name"><a class="mod" href="sspicr/index.html" title="mod rp2040_pac::spi0::sspicr">sspicr</a></div><div class="desc docblock-short">Interrupt clear register, SSPICR on page 3-11</div></li><li><div class="item-name"><a class="mod" href="sspimsc/index.html" title="mod rp2040_pac::spi0::sspimsc">sspimsc</a></div><div class="desc docblock-short">Interrupt mask set or clear register, SSPIMSC on page 3-9</div></li><li><div class="item-name"><a class="mod" href="sspmis/index.html" title="mod rp2040_pac::spi0::sspmis">sspmis</a></div><div class="desc docblock-short">Masked interrupt status register, SSPMIS on page 3-11</div></li><li><div class="item-name"><a class="mod" href="ssppcellid0/index.html" title="mod rp2040_pac::spi0::ssppcellid0">ssppcellid0</a></div><div class="desc docblock-short">PrimeCell identification registers, SSPPCellID0-3 on page 3-16</div></li><li><div class="item-name"><a class="mod" href="ssppcellid1/index.html" title="mod rp2040_pac::spi0::ssppcellid1">ssppcellid1</a></div><div class="desc docblock-short">PrimeCell identification registers, SSPPCellID0-3 on page 3-16</div></li><li><div class="item-name"><a class="mod" href="ssppcellid2/index.html" title="mod rp2040_pac::spi0::ssppcellid2">ssppcellid2</a></div><div class="desc docblock-short">PrimeCell identification registers, SSPPCellID0-3 on page 3-16</div></li><li><div class="item-name"><a class="mod" href="ssppcellid3/index.html" title="mod rp2040_pac::spi0::ssppcellid3">ssppcellid3</a></div><div class="desc docblock-short">PrimeCell identification registers, SSPPCellID0-3 on page 3-16</div></li><li><div class="item-name"><a class="mod" href="sspperiphid0/index.html" title="mod rp2040_pac::spi0::sspperiphid0">sspperiphid0</a></div><div class="desc docblock-short">Peripheral identification registers, SSPPeriphID0-3 on page 3-13</div></li><li><div class="item-name"><a class="mod" href="sspperiphid1/index.html" title="mod rp2040_pac::spi0::sspperiphid1">sspperiphid1</a></div><div class="desc docblock-short">Peripheral identification registers, SSPPeriphID0-3 on page 3-13</div></li><li><div class="item-name"><a class="mod" href="sspperiphid2/index.html" title="mod rp2040_pac::spi0::sspperiphid2">sspperiphid2</a></div><div class="desc docblock-short">Peripheral identification registers, SSPPeriphID0-3 on page 3-13</div></li><li><div class="item-name"><a class="mod" href="sspperiphid3/index.html" title="mod rp2040_pac::spi0::sspperiphid3">sspperiphid3</a></div><div class="desc docblock-short">Peripheral identification registers, SSPPeriphID0-3 on page 3-13</div></li><li><div class="item-name"><a class="mod" href="sspris/index.html" title="mod rp2040_pac::spi0::sspris">sspris</a></div><div class="desc docblock-short">Raw interrupt status register, SSPRIS on page 3-10</div></li><li><div class="item-name"><a class="mod" href="sspsr/index.html" title="mod rp2040_pac::spi0::sspsr">sspsr</a></div><div class="desc docblock-short">Status register, SSPSR on page 3-7</div></li></ul><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.RegisterBlock.html" title="struct rp2040_pac::spi0::RegisterBlock">Register<wbr>Block</a></div><div class="desc docblock-short">Register block</div></li></ul><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="type" href="type.SSPCPSR.html" title="type rp2040_pac::spi0::SSPCPSR">SSPCPSR</a></div><div class="desc docblock-short">SSPCPSR (rw) register accessor: Clock prescale register, SSPCPSR on page 3-8</div></li><li><div class="item-name"><a class="type" href="type.SSPCR0.html" title="type rp2040_pac::spi0::SSPCR0">SSPCR0</a></div><div class="desc docblock-short">SSPCR0 (rw) register accessor: Control register 0, SSPCR0 on page 3-4</div></li><li><div class="item-name"><a class="type" href="type.SSPCR1.html" title="type rp2040_pac::spi0::SSPCR1">SSPCR1</a></div><div class="desc docblock-short">SSPCR1 (rw) register accessor: Control register 1, SSPCR1 on page 3-5</div></li><li><div class="item-name"><a class="type" href="type.SSPDMACR.html" title="type rp2040_pac::spi0::SSPDMACR">SSPDMACR</a></div><div class="desc docblock-short">SSPDMACR (rw) register accessor: DMA control register, SSPDMACR on page 3-12</div></li><li><div class="item-name"><a class="type" href="type.SSPDR.html" title="type rp2040_pac::spi0::SSPDR">SSPDR</a></div><div class="desc docblock-short">SSPDR (rw) register accessor: Data register, SSPDR on page 3-6</div></li><li><div class="item-name"><a class="type" href="type.SSPICR.html" title="type rp2040_pac::spi0::SSPICR">SSPICR</a></div><div class="desc docblock-short">SSPICR (rw) register accessor: Interrupt clear register, SSPICR on page 3-11</div></li><li><div class="item-name"><a class="type" href="type.SSPIMSC.html" title="type rp2040_pac::spi0::SSPIMSC">SSPIMSC</a></div><div class="desc docblock-short">SSPIMSC (rw) register accessor: Interrupt mask set or clear register, SSPIMSC on page 3-9</div></li><li><div class="item-name"><a class="type" href="type.SSPMIS.html" title="type rp2040_pac::spi0::SSPMIS">SSPMIS</a></div><div class="desc docblock-short">SSPMIS (r) register accessor: Masked interrupt status register, SSPMIS on page 3-11</div></li><li><div class="item-name"><a class="type" href="type.SSPPCELLID0.html" title="type rp2040_pac::spi0::SSPPCELLID0">SSPPCELLI<wbr>D0</a></div><div class="desc docblock-short">SSPPCELLID0 (r) register accessor: PrimeCell identification registers, SSPPCellID0-3 on page 3-16</div></li><li><div class="item-name"><a class="type" href="type.SSPPCELLID1.html" title="type rp2040_pac::spi0::SSPPCELLID1">SSPPCELLI<wbr>D1</a></div><div class="desc docblock-short">SSPPCELLID1 (r) register accessor: PrimeCell identification registers, SSPPCellID0-3 on page 3-16</div></li><li><div class="item-name"><a class="type" href="type.SSPPCELLID2.html" title="type rp2040_pac::spi0::SSPPCELLID2">SSPPCELLI<wbr>D2</a></div><div class="desc docblock-short">SSPPCELLID2 (r) register accessor: PrimeCell identification registers, SSPPCellID0-3 on page 3-16</div></li><li><div class="item-name"><a class="type" href="type.SSPPCELLID3.html" title="type rp2040_pac::spi0::SSPPCELLID3">SSPPCELLI<wbr>D3</a></div><div class="desc docblock-short">SSPPCELLID3 (r) register accessor: PrimeCell identification registers, SSPPCellID0-3 on page 3-16</div></li><li><div class="item-name"><a class="type" href="type.SSPPERIPHID0.html" title="type rp2040_pac::spi0::SSPPERIPHID0">SSPPERIPHI<wbr>D0</a></div><div class="desc docblock-short">SSPPERIPHID0 (r) register accessor: Peripheral identification registers, SSPPeriphID0-3 on page 3-13</div></li><li><div class="item-name"><a class="type" href="type.SSPPERIPHID1.html" title="type rp2040_pac::spi0::SSPPERIPHID1">SSPPERIPHI<wbr>D1</a></div><div class="desc docblock-short">SSPPERIPHID1 (r) register accessor: Peripheral identification registers, SSPPeriphID0-3 on page 3-13</div></li><li><div class="item-name"><a class="type" href="type.SSPPERIPHID2.html" title="type rp2040_pac::spi0::SSPPERIPHID2">SSPPERIPHI<wbr>D2</a></div><div class="desc docblock-short">SSPPERIPHID2 (r) register accessor: Peripheral identification registers, SSPPeriphID0-3 on page 3-13</div></li><li><div class="item-name"><a class="type" href="type.SSPPERIPHID3.html" title="type rp2040_pac::spi0::SSPPERIPHID3">SSPPERIPHI<wbr>D3</a></div><div class="desc docblock-short">SSPPERIPHID3 (r) register accessor: Peripheral identification registers, SSPPeriphID0-3 on page 3-13</div></li><li><div class="item-name"><a class="type" href="type.SSPRIS.html" title="type rp2040_pac::spi0::SSPRIS">SSPRIS</a></div><div class="desc docblock-short">SSPRIS (r) register accessor: Raw interrupt status register, SSPRIS on page 3-10</div></li><li><div class="item-name"><a class="type" href="type.SSPSR.html" title="type rp2040_pac::spi0::SSPSR">SSPSR</a></div><div class="desc docblock-short">SSPSR (r) register accessor: Status register, SSPSR on page 3-7</div></li></ul></section></div></main></body></html>