rp2040_pac/resets/
wdsel.rs

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
#[doc = "Register `WDSEL` reader"]
pub type R = crate::R<WDSEL_SPEC>;
#[doc = "Register `WDSEL` writer"]
pub type W = crate::W<WDSEL_SPEC>;
#[doc = "Field `adc` reader - "]
pub type ADC_R = crate::BitReader;
#[doc = "Field `adc` writer - "]
pub type ADC_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `busctrl` reader - "]
pub type BUSCTRL_R = crate::BitReader;
#[doc = "Field `busctrl` writer - "]
pub type BUSCTRL_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `dma` reader - "]
pub type DMA_R = crate::BitReader;
#[doc = "Field `dma` writer - "]
pub type DMA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `i2c0` reader - "]
pub type I2C0_R = crate::BitReader;
#[doc = "Field `i2c0` writer - "]
pub type I2C0_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `i2c1` reader - "]
pub type I2C1_R = crate::BitReader;
#[doc = "Field `i2c1` writer - "]
pub type I2C1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `io_bank0` reader - "]
pub type IO_BANK0_R = crate::BitReader;
#[doc = "Field `io_bank0` writer - "]
pub type IO_BANK0_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `io_qspi` reader - "]
pub type IO_QSPI_R = crate::BitReader;
#[doc = "Field `io_qspi` writer - "]
pub type IO_QSPI_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `jtag` reader - "]
pub type JTAG_R = crate::BitReader;
#[doc = "Field `jtag` writer - "]
pub type JTAG_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `pads_bank0` reader - "]
pub type PADS_BANK0_R = crate::BitReader;
#[doc = "Field `pads_bank0` writer - "]
pub type PADS_BANK0_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `pads_qspi` reader - "]
pub type PADS_QSPI_R = crate::BitReader;
#[doc = "Field `pads_qspi` writer - "]
pub type PADS_QSPI_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `pio0` reader - "]
pub type PIO0_R = crate::BitReader;
#[doc = "Field `pio0` writer - "]
pub type PIO0_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `pio1` reader - "]
pub type PIO1_R = crate::BitReader;
#[doc = "Field `pio1` writer - "]
pub type PIO1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `pll_sys` reader - "]
pub type PLL_SYS_R = crate::BitReader;
#[doc = "Field `pll_sys` writer - "]
pub type PLL_SYS_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `pll_usb` reader - "]
pub type PLL_USB_R = crate::BitReader;
#[doc = "Field `pll_usb` writer - "]
pub type PLL_USB_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `pwm` reader - "]
pub type PWM_R = crate::BitReader;
#[doc = "Field `pwm` writer - "]
pub type PWM_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `rtc` reader - "]
pub type RTC_R = crate::BitReader;
#[doc = "Field `rtc` writer - "]
pub type RTC_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `spi0` reader - "]
pub type SPI0_R = crate::BitReader;
#[doc = "Field `spi0` writer - "]
pub type SPI0_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `spi1` reader - "]
pub type SPI1_R = crate::BitReader;
#[doc = "Field `spi1` writer - "]
pub type SPI1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `syscfg` reader - "]
pub type SYSCFG_R = crate::BitReader;
#[doc = "Field `syscfg` writer - "]
pub type SYSCFG_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `sysinfo` reader - "]
pub type SYSINFO_R = crate::BitReader;
#[doc = "Field `sysinfo` writer - "]
pub type SYSINFO_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `tbman` reader - "]
pub type TBMAN_R = crate::BitReader;
#[doc = "Field `tbman` writer - "]
pub type TBMAN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer` reader - "]
pub type TIMER_R = crate::BitReader;
#[doc = "Field `timer` writer - "]
pub type TIMER_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `uart0` reader - "]
pub type UART0_R = crate::BitReader;
#[doc = "Field `uart0` writer - "]
pub type UART0_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `uart1` reader - "]
pub type UART1_R = crate::BitReader;
#[doc = "Field `uart1` writer - "]
pub type UART1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `usbctrl` reader - "]
pub type USBCTRL_R = crate::BitReader;
#[doc = "Field `usbctrl` writer - "]
pub type USBCTRL_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0"]
    #[inline(always)]
    pub fn adc(&self) -> ADC_R {
        ADC_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1"]
    #[inline(always)]
    pub fn busctrl(&self) -> BUSCTRL_R {
        BUSCTRL_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    pub fn dma(&self) -> DMA_R {
        DMA_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    pub fn i2c0(&self) -> I2C0_R {
        I2C0_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    pub fn i2c1(&self) -> I2C1_R {
        I2C1_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5"]
    #[inline(always)]
    pub fn io_bank0(&self) -> IO_BANK0_R {
        IO_BANK0_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    pub fn io_qspi(&self) -> IO_QSPI_R {
        IO_QSPI_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    pub fn jtag(&self) -> JTAG_R {
        JTAG_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    pub fn pads_bank0(&self) -> PADS_BANK0_R {
        PADS_BANK0_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    pub fn pads_qspi(&self) -> PADS_QSPI_R {
        PADS_QSPI_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    pub fn pio0(&self) -> PIO0_R {
        PIO0_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    pub fn pio1(&self) -> PIO1_R {
        PIO1_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    pub fn pll_sys(&self) -> PLL_SYS_R {
        PLL_SYS_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    pub fn pll_usb(&self) -> PLL_USB_R {
        PLL_USB_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14"]
    #[inline(always)]
    pub fn pwm(&self) -> PWM_R {
        PWM_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    pub fn rtc(&self) -> RTC_R {
        RTC_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    pub fn spi0(&self) -> SPI0_R {
        SPI0_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    pub fn spi1(&self) -> SPI1_R {
        SPI1_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18"]
    #[inline(always)]
    pub fn syscfg(&self) -> SYSCFG_R {
        SYSCFG_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19"]
    #[inline(always)]
    pub fn sysinfo(&self) -> SYSINFO_R {
        SYSINFO_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    pub fn tbman(&self) -> TBMAN_R {
        TBMAN_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    pub fn timer(&self) -> TIMER_R {
        TIMER_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22"]
    #[inline(always)]
    pub fn uart0(&self) -> UART0_R {
        UART0_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23"]
    #[inline(always)]
    pub fn uart1(&self) -> UART1_R {
        UART1_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24"]
    #[inline(always)]
    pub fn usbctrl(&self) -> USBCTRL_R {
        USBCTRL_R::new(((self.bits >> 24) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0"]
    #[inline(always)]
    #[must_use]
    pub fn adc(&mut self) -> ADC_W<WDSEL_SPEC> {
        ADC_W::new(self, 0)
    }
    #[doc = "Bit 1"]
    #[inline(always)]
    #[must_use]
    pub fn busctrl(&mut self) -> BUSCTRL_W<WDSEL_SPEC> {
        BUSCTRL_W::new(self, 1)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    #[must_use]
    pub fn dma(&mut self) -> DMA_W<WDSEL_SPEC> {
        DMA_W::new(self, 2)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    #[must_use]
    pub fn i2c0(&mut self) -> I2C0_W<WDSEL_SPEC> {
        I2C0_W::new(self, 3)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    #[must_use]
    pub fn i2c1(&mut self) -> I2C1_W<WDSEL_SPEC> {
        I2C1_W::new(self, 4)
    }
    #[doc = "Bit 5"]
    #[inline(always)]
    #[must_use]
    pub fn io_bank0(&mut self) -> IO_BANK0_W<WDSEL_SPEC> {
        IO_BANK0_W::new(self, 5)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    #[must_use]
    pub fn io_qspi(&mut self) -> IO_QSPI_W<WDSEL_SPEC> {
        IO_QSPI_W::new(self, 6)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    #[must_use]
    pub fn jtag(&mut self) -> JTAG_W<WDSEL_SPEC> {
        JTAG_W::new(self, 7)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    #[must_use]
    pub fn pads_bank0(&mut self) -> PADS_BANK0_W<WDSEL_SPEC> {
        PADS_BANK0_W::new(self, 8)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    #[must_use]
    pub fn pads_qspi(&mut self) -> PADS_QSPI_W<WDSEL_SPEC> {
        PADS_QSPI_W::new(self, 9)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    #[must_use]
    pub fn pio0(&mut self) -> PIO0_W<WDSEL_SPEC> {
        PIO0_W::new(self, 10)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    #[must_use]
    pub fn pio1(&mut self) -> PIO1_W<WDSEL_SPEC> {
        PIO1_W::new(self, 11)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    #[must_use]
    pub fn pll_sys(&mut self) -> PLL_SYS_W<WDSEL_SPEC> {
        PLL_SYS_W::new(self, 12)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    #[must_use]
    pub fn pll_usb(&mut self) -> PLL_USB_W<WDSEL_SPEC> {
        PLL_USB_W::new(self, 13)
    }
    #[doc = "Bit 14"]
    #[inline(always)]
    #[must_use]
    pub fn pwm(&mut self) -> PWM_W<WDSEL_SPEC> {
        PWM_W::new(self, 14)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    #[must_use]
    pub fn rtc(&mut self) -> RTC_W<WDSEL_SPEC> {
        RTC_W::new(self, 15)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    #[must_use]
    pub fn spi0(&mut self) -> SPI0_W<WDSEL_SPEC> {
        SPI0_W::new(self, 16)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    #[must_use]
    pub fn spi1(&mut self) -> SPI1_W<WDSEL_SPEC> {
        SPI1_W::new(self, 17)
    }
    #[doc = "Bit 18"]
    #[inline(always)]
    #[must_use]
    pub fn syscfg(&mut self) -> SYSCFG_W<WDSEL_SPEC> {
        SYSCFG_W::new(self, 18)
    }
    #[doc = "Bit 19"]
    #[inline(always)]
    #[must_use]
    pub fn sysinfo(&mut self) -> SYSINFO_W<WDSEL_SPEC> {
        SYSINFO_W::new(self, 19)
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    #[must_use]
    pub fn tbman(&mut self) -> TBMAN_W<WDSEL_SPEC> {
        TBMAN_W::new(self, 20)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    #[must_use]
    pub fn timer(&mut self) -> TIMER_W<WDSEL_SPEC> {
        TIMER_W::new(self, 21)
    }
    #[doc = "Bit 22"]
    #[inline(always)]
    #[must_use]
    pub fn uart0(&mut self) -> UART0_W<WDSEL_SPEC> {
        UART0_W::new(self, 22)
    }
    #[doc = "Bit 23"]
    #[inline(always)]
    #[must_use]
    pub fn uart1(&mut self) -> UART1_W<WDSEL_SPEC> {
        UART1_W::new(self, 23)
    }
    #[doc = "Bit 24"]
    #[inline(always)]
    #[must_use]
    pub fn usbctrl(&mut self) -> USBCTRL_W<WDSEL_SPEC> {
        USBCTRL_W::new(self, 24)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "Watchdog select. If a bit is set then the watchdog will reset this peripheral when the watchdog fires.  

You can [`read`](crate::generic::Reg::read) this register and get [`wdsel::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`wdsel::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct WDSEL_SPEC;
impl crate::RegisterSpec for WDSEL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`wdsel::R`](R) reader structure"]
impl crate::Readable for WDSEL_SPEC {}
#[doc = "`write(|w| ..)` method takes [`wdsel::W`](W) writer structure"]
impl crate::Writable for WDSEL_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets WDSEL to value 0"]
impl crate::Resettable for WDSEL_SPEC {
    const RESET_VALUE: u32 = 0;
}