rp2040_pac/busctrl/
perfsel0.rs

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
#[doc = "Register `PERFSEL0` reader"]
pub type R = crate::R<PERFSEL0_SPEC>;
#[doc = "Register `PERFSEL0` writer"]
pub type W = crate::W<PERFSEL0_SPEC>;
#[doc = "Field `PERFSEL0` reader - Select an event for PERFCTR0. Count either contested accesses, or all accesses, on a downstream port of the main crossbar."]
pub type PERFSEL0_R = crate::FieldReader<PERFSEL0_A>;
#[doc = "Select an event for PERFCTR0. Count either contested accesses, or all accesses, on a downstream port of the main crossbar.  

Value on reset: 31"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum PERFSEL0_A {
    #[doc = "0: `0`"]
    APB_CONTESTED = 0,
    #[doc = "1: `1`"]
    APB = 1,
    #[doc = "2: `10`"]
    FASTPERI_CONTESTED = 2,
    #[doc = "3: `11`"]
    FASTPERI = 3,
    #[doc = "4: `100`"]
    SRAM5_CONTESTED = 4,
    #[doc = "5: `101`"]
    SRAM5 = 5,
    #[doc = "6: `110`"]
    SRAM4_CONTESTED = 6,
    #[doc = "7: `111`"]
    SRAM4 = 7,
    #[doc = "8: `1000`"]
    SRAM3_CONTESTED = 8,
    #[doc = "9: `1001`"]
    SRAM3 = 9,
    #[doc = "10: `1010`"]
    SRAM2_CONTESTED = 10,
    #[doc = "11: `1011`"]
    SRAM2 = 11,
    #[doc = "12: `1100`"]
    SRAM1_CONTESTED = 12,
    #[doc = "13: `1101`"]
    SRAM1 = 13,
    #[doc = "14: `1110`"]
    SRAM0_CONTESTED = 14,
    #[doc = "15: `1111`"]
    SRAM0 = 15,
    #[doc = "16: `10000`"]
    XIP_MAIN_CONTESTED = 16,
    #[doc = "17: `10001`"]
    XIP_MAIN = 17,
    #[doc = "18: `10010`"]
    ROM_CONTESTED = 18,
    #[doc = "19: `10011`"]
    ROM = 19,
}
impl From<PERFSEL0_A> for u8 {
    #[inline(always)]
    fn from(variant: PERFSEL0_A) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for PERFSEL0_A {
    type Ux = u8;
}
impl PERFSEL0_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Option<PERFSEL0_A> {
        match self.bits {
            0 => Some(PERFSEL0_A::APB_CONTESTED),
            1 => Some(PERFSEL0_A::APB),
            2 => Some(PERFSEL0_A::FASTPERI_CONTESTED),
            3 => Some(PERFSEL0_A::FASTPERI),
            4 => Some(PERFSEL0_A::SRAM5_CONTESTED),
            5 => Some(PERFSEL0_A::SRAM5),
            6 => Some(PERFSEL0_A::SRAM4_CONTESTED),
            7 => Some(PERFSEL0_A::SRAM4),
            8 => Some(PERFSEL0_A::SRAM3_CONTESTED),
            9 => Some(PERFSEL0_A::SRAM3),
            10 => Some(PERFSEL0_A::SRAM2_CONTESTED),
            11 => Some(PERFSEL0_A::SRAM2),
            12 => Some(PERFSEL0_A::SRAM1_CONTESTED),
            13 => Some(PERFSEL0_A::SRAM1),
            14 => Some(PERFSEL0_A::SRAM0_CONTESTED),
            15 => Some(PERFSEL0_A::SRAM0),
            16 => Some(PERFSEL0_A::XIP_MAIN_CONTESTED),
            17 => Some(PERFSEL0_A::XIP_MAIN),
            18 => Some(PERFSEL0_A::ROM_CONTESTED),
            19 => Some(PERFSEL0_A::ROM),
            _ => None,
        }
    }
    #[doc = "`0`"]
    #[inline(always)]
    pub fn is_apb_contested(&self) -> bool {
        *self == PERFSEL0_A::APB_CONTESTED
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn is_apb(&self) -> bool {
        *self == PERFSEL0_A::APB
    }
    #[doc = "`10`"]
    #[inline(always)]
    pub fn is_fastperi_contested(&self) -> bool {
        *self == PERFSEL0_A::FASTPERI_CONTESTED
    }
    #[doc = "`11`"]
    #[inline(always)]
    pub fn is_fastperi(&self) -> bool {
        *self == PERFSEL0_A::FASTPERI
    }
    #[doc = "`100`"]
    #[inline(always)]
    pub fn is_sram5_contested(&self) -> bool {
        *self == PERFSEL0_A::SRAM5_CONTESTED
    }
    #[doc = "`101`"]
    #[inline(always)]
    pub fn is_sram5(&self) -> bool {
        *self == PERFSEL0_A::SRAM5
    }
    #[doc = "`110`"]
    #[inline(always)]
    pub fn is_sram4_contested(&self) -> bool {
        *self == PERFSEL0_A::SRAM4_CONTESTED
    }
    #[doc = "`111`"]
    #[inline(always)]
    pub fn is_sram4(&self) -> bool {
        *self == PERFSEL0_A::SRAM4
    }
    #[doc = "`1000`"]
    #[inline(always)]
    pub fn is_sram3_contested(&self) -> bool {
        *self == PERFSEL0_A::SRAM3_CONTESTED
    }
    #[doc = "`1001`"]
    #[inline(always)]
    pub fn is_sram3(&self) -> bool {
        *self == PERFSEL0_A::SRAM3
    }
    #[doc = "`1010`"]
    #[inline(always)]
    pub fn is_sram2_contested(&self) -> bool {
        *self == PERFSEL0_A::SRAM2_CONTESTED
    }
    #[doc = "`1011`"]
    #[inline(always)]
    pub fn is_sram2(&self) -> bool {
        *self == PERFSEL0_A::SRAM2
    }
    #[doc = "`1100`"]
    #[inline(always)]
    pub fn is_sram1_contested(&self) -> bool {
        *self == PERFSEL0_A::SRAM1_CONTESTED
    }
    #[doc = "`1101`"]
    #[inline(always)]
    pub fn is_sram1(&self) -> bool {
        *self == PERFSEL0_A::SRAM1
    }
    #[doc = "`1110`"]
    #[inline(always)]
    pub fn is_sram0_contested(&self) -> bool {
        *self == PERFSEL0_A::SRAM0_CONTESTED
    }
    #[doc = "`1111`"]
    #[inline(always)]
    pub fn is_sram0(&self) -> bool {
        *self == PERFSEL0_A::SRAM0
    }
    #[doc = "`10000`"]
    #[inline(always)]
    pub fn is_xip_main_contested(&self) -> bool {
        *self == PERFSEL0_A::XIP_MAIN_CONTESTED
    }
    #[doc = "`10001`"]
    #[inline(always)]
    pub fn is_xip_main(&self) -> bool {
        *self == PERFSEL0_A::XIP_MAIN
    }
    #[doc = "`10010`"]
    #[inline(always)]
    pub fn is_rom_contested(&self) -> bool {
        *self == PERFSEL0_A::ROM_CONTESTED
    }
    #[doc = "`10011`"]
    #[inline(always)]
    pub fn is_rom(&self) -> bool {
        *self == PERFSEL0_A::ROM
    }
}
#[doc = "Field `PERFSEL0` writer - Select an event for PERFCTR0. Count either contested accesses, or all accesses, on a downstream port of the main crossbar."]
pub type PERFSEL0_W<'a, REG> = crate::FieldWriter<'a, REG, 5, PERFSEL0_A>;
impl<'a, REG> PERFSEL0_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
    REG::Ux: From<u8>,
{
    #[doc = "`0`"]
    #[inline(always)]
    pub fn apb_contested(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::APB_CONTESTED)
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn apb(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::APB)
    }
    #[doc = "`10`"]
    #[inline(always)]
    pub fn fastperi_contested(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::FASTPERI_CONTESTED)
    }
    #[doc = "`11`"]
    #[inline(always)]
    pub fn fastperi(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::FASTPERI)
    }
    #[doc = "`100`"]
    #[inline(always)]
    pub fn sram5_contested(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::SRAM5_CONTESTED)
    }
    #[doc = "`101`"]
    #[inline(always)]
    pub fn sram5(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::SRAM5)
    }
    #[doc = "`110`"]
    #[inline(always)]
    pub fn sram4_contested(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::SRAM4_CONTESTED)
    }
    #[doc = "`111`"]
    #[inline(always)]
    pub fn sram4(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::SRAM4)
    }
    #[doc = "`1000`"]
    #[inline(always)]
    pub fn sram3_contested(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::SRAM3_CONTESTED)
    }
    #[doc = "`1001`"]
    #[inline(always)]
    pub fn sram3(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::SRAM3)
    }
    #[doc = "`1010`"]
    #[inline(always)]
    pub fn sram2_contested(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::SRAM2_CONTESTED)
    }
    #[doc = "`1011`"]
    #[inline(always)]
    pub fn sram2(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::SRAM2)
    }
    #[doc = "`1100`"]
    #[inline(always)]
    pub fn sram1_contested(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::SRAM1_CONTESTED)
    }
    #[doc = "`1101`"]
    #[inline(always)]
    pub fn sram1(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::SRAM1)
    }
    #[doc = "`1110`"]
    #[inline(always)]
    pub fn sram0_contested(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::SRAM0_CONTESTED)
    }
    #[doc = "`1111`"]
    #[inline(always)]
    pub fn sram0(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::SRAM0)
    }
    #[doc = "`10000`"]
    #[inline(always)]
    pub fn xip_main_contested(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::XIP_MAIN_CONTESTED)
    }
    #[doc = "`10001`"]
    #[inline(always)]
    pub fn xip_main(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::XIP_MAIN)
    }
    #[doc = "`10010`"]
    #[inline(always)]
    pub fn rom_contested(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::ROM_CONTESTED)
    }
    #[doc = "`10011`"]
    #[inline(always)]
    pub fn rom(self) -> &'a mut crate::W<REG> {
        self.variant(PERFSEL0_A::ROM)
    }
}
impl R {
    #[doc = "Bits 0:4 - Select an event for PERFCTR0. Count either contested accesses, or all accesses, on a downstream port of the main crossbar."]
    #[inline(always)]
    pub fn perfsel0(&self) -> PERFSEL0_R {
        PERFSEL0_R::new((self.bits & 0x1f) as u8)
    }
}
impl W {
    #[doc = "Bits 0:4 - Select an event for PERFCTR0. Count either contested accesses, or all accesses, on a downstream port of the main crossbar."]
    #[inline(always)]
    #[must_use]
    pub fn perfsel0(&mut self) -> PERFSEL0_W<PERFSEL0_SPEC> {
        PERFSEL0_W::new(self, 0)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "Bus fabric performance event select for PERFCTR0  

You can [`read`](crate::generic::Reg::read) this register and get [`perfsel0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`perfsel0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PERFSEL0_SPEC;
impl crate::RegisterSpec for PERFSEL0_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`perfsel0::R`](R) reader structure"]
impl crate::Readable for PERFSEL0_SPEC {}
#[doc = "`write(|w| ..)` method takes [`perfsel0::W`](W) writer structure"]
impl crate::Writable for PERFSEL0_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PERFSEL0 to value 0x1f"]
impl crate::Resettable for PERFSEL0_SPEC {
    const RESET_VALUE: u32 = 0x1f;
}