imxrt_ral::spdif

Module SRPC

source
Expand description

PhaseConfig Register

Modulesยง

  • CLKSRC_SEL
    Clock source selection, all other settings not shown are reserved:
  • GAINSEL
    Gain selection:
  • LOCK
    LOCK bit to show that the internal DPLL is locked, read only