imxrt_ral::dcp

Module CHANNELCTRL

source
Expand description

DCP channel control register

Modulesยง

  • Indicates that the interrupt for channel 0 must be merged with the other interrupts on the shared dcp_irq interrupt
  • Setting a bit in this field enables the DMA channel associated with it
  • Setting a bit in this field causes the corresponding channel to have high-priority arbitration