mirror of
https://github.com/rtic-rs/rtic.git
synced 2025-12-16 21:05:35 +01:00
Add ESP32C6 mention to book
This commit is contained in:
parent
104ee94dd1
commit
a032fa67b0
1 changed files with 3 additions and 0 deletions
|
|
@ -21,6 +21,9 @@ To tackle this issue, currently, RTIC implements three different backends:
|
|||
- **`riscv-esp32c3-backend`**: This backend provides support for the ESP32-C3 SoC.
|
||||
In these devices, RTIC is very similar to its Cortex-M counterpart.
|
||||
|
||||
- **`riscv-esp32c6-backend`**: This backend provides support for the ESP32-C6 SoC.
|
||||
In these devices, RTIC is very similar to its Cortex-M counterpart.
|
||||
|
||||
- **`riscv-mecall-backend`**: This backend provides support for **any** RISC-V device.
|
||||
In this backend, pending tasks trigger Machine Environment Call exceptions.
|
||||
The handler for this exception source dispatches pending tasks according to their priority.
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue