rtic/src/lib.rs

175 lines
5 KiB
Rust
Raw Normal View History

2017-07-29 07:34:00 +02:00
//! Real Time For the Masses (RTFM) framework for ARM Cortex-M microcontrollers
//!
2019-08-21 12:19:38 +02:00
//! **HEADS UP** This is an **beta** pre-release; there may be breaking changes in the API and
//! semantics before a proper release is made.
//!
2018-11-03 17:02:41 +01:00
//! **IMPORTANT**: This crate is published as [`cortex-m-rtfm`] on crates.io but the name of the
//! library is `rtfm`.
//!
2018-11-03 17:02:41 +01:00
//! [`cortex-m-rtfm`]: https://crates.io/crates/cortex-m-rtfm
//!
2018-11-03 17:02:41 +01:00
//! The user level documentation can be found [here].
//!
2019-09-15 22:00:52 +02:00
//! [here]: https://rtfm.rs
//!
2019-08-21 12:19:38 +02:00
//! Don't forget to check the documentation of the `#[app]` attribute (listed under the reexports
//! section), which is the main component of the framework.
//!
2019-02-12 11:08:39 +01:00
//! # Minimum Supported Rust Version (MSRV)
//!
//! This crate is guaranteed to compile on stable Rust 1.36 (2018 edition) and up. It *might*
2019-02-12 11:08:39 +01:00
//! compile on older versions but that may change in any new patch release.
//!
//! # Semantic Versioning
//!
//! Like the Rust project, this crate adheres to [SemVer]: breaking changes in the API and semantics
//! require a *semver bump* (a new minor version release), with the exception of breaking changes
//! that fix soundness issues -- those are considered bug fixes and can be landed in a new patch
//! release.
//!
//! [SemVer]: https://semver.org/spec/v2.0.0.html
//!
2018-11-03 17:02:41 +01:00
//! # Cargo features
//!
2019-08-21 12:33:04 +02:00
//! - `heterogeneous`. This opt-in feature enables the *experimental* heterogeneous multi-core
//! support. This feature depends on unstable feature and requires the use of the nightly channel.
//!
//! - `homogeneous`. This opt-in feature enables the *experimental* homogeneous multi-core support.
2018-11-03 17:02:41 +01:00
#![deny(missing_docs)]
#![deny(rust_2018_compatibility)]
#![deny(rust_2018_idioms)]
#![deny(warnings)]
2017-03-05 06:26:14 +01:00
#![no_std]
use core::ops::Sub;
2017-03-05 06:26:14 +01:00
2018-11-03 17:02:41 +01:00
use cortex_m::{
interrupt::Nr,
2018-11-03 17:02:41 +01:00
peripheral::{CBP, CPUID, DCB, DWT, FPB, FPU, ITM, MPU, NVIC, SCB, TPIU},
};
2019-06-18 10:31:31 +02:00
#[cfg(all(not(feature = "heterogeneous"), not(feature = "homogeneous")))]
use cortex_m_rt as _; // vector table
2017-07-21 06:14:41 +02:00
pub use cortex_m_rtfm_macros::app;
pub use rtfm_core::{Exclusive, Mutex};
2018-11-03 17:02:41 +01:00
#[cfg(armv7m)]
pub mod cyccnt;
2018-11-03 17:02:41 +01:00
#[doc(hidden)]
pub mod export;
2017-09-22 13:45:28 +02:00
#[doc(hidden)]
2018-11-03 17:02:41 +01:00
mod tq;
2017-09-22 13:45:28 +02:00
/// `cortex_m::Peripherals` minus `SYST`
2018-11-03 17:02:41 +01:00
#[allow(non_snake_case)]
pub struct Peripherals {
2018-11-03 17:02:41 +01:00
/// Cache and branch predictor maintenance operations (not present on Cortex-M0 variants)
pub CBP: CBP,
/// CPUID
pub CPUID: CPUID,
/// Debug Control Block
2018-11-03 17:02:41 +01:00
pub DCB: DCB,
/// Data Watchpoint and Trace unit
2018-11-03 17:02:41 +01:00
pub DWT: DWT,
2018-11-03 17:02:41 +01:00
/// Flash Patch and Breakpoint unit (not present on Cortex-M0 variants)
pub FPB: FPB,
2018-11-03 17:02:41 +01:00
/// Floating Point Unit (only present on `thumbv7em-none-eabihf`)
pub FPU: FPU,
/// Instrumentation Trace Macrocell (not present on Cortex-M0 variants)
pub ITM: ITM,
/// Memory Protection Unit
pub MPU: MPU,
/// Nested Vector Interrupt Controller
pub NVIC: NVIC,
2018-11-03 17:02:41 +01:00
/// System Control Block
pub SCB: SCB,
2018-11-03 17:02:41 +01:00
// SysTick: System Timer
// pub SYST: SYST,
2018-11-03 17:02:41 +01:00
/// Trace Port Interface Unit (not present on Cortex-M0 variants)
pub TPIU: TPIU,
}
impl From<cortex_m::Peripherals> for Peripherals {
fn from(p: cortex_m::Peripherals) -> Self {
Self {
CBP: p.CBP,
CPUID: p.CPUID,
DCB: p.DCB,
DWT: p.DWT,
FPB: p.FPB,
FPU: p.FPU,
ITM: p.ITM,
MPU: p.MPU,
NVIC: p.NVIC,
SCB: p.SCB,
TPIU: p.TPIU,
}
2018-11-03 17:02:41 +01:00
}
}
/// A fraction
pub struct Fraction {
/// The numerator
pub numerator: u32,
/// The denominator
pub denominator: u32,
}
/// A monotonic clock / counter
pub trait Monotonic {
/// A measurement of this clock
type Instant: Copy + Ord + Sub;
/// The ratio between the SysTick (system timer) frequency and this clock frequency
///
/// The ratio must be expressed in *reduced* `Fraction` form to prevent overflows. That is
/// `2 / 3` instead of `4 / 6`
fn ratio() -> Fraction;
2017-07-27 21:59:31 +02:00
/// Returns the current time
///
/// # Correctness
///
/// This function is *allowed* to return nonsensical values if called before `reset` is invoked
/// by the runtime. Therefore application authors should *not* call this function during the
/// `#[init]` phase.
fn now() -> Self::Instant;
2018-11-03 17:02:41 +01:00
/// Resets the counter to *zero*
///
/// # Safety
///
/// This function will be called *exactly once* by the RTFM runtime after `#[init]` returns and
/// before tasks can start; this is also the case in multi-core applications. User code must
/// *never* call this function.
unsafe fn reset();
2018-11-03 17:02:41 +01:00
/// A `Self::Instant` that represents a count of *zero*
fn zero() -> Self::Instant;
2017-03-10 05:59:50 +01:00
}
2017-03-05 06:26:14 +01:00
/// A marker trait that indicates that it is correct to use this type in multi-core context
pub trait MultiCore {}
2018-11-03 17:02:41 +01:00
/// Sets the given `interrupt` as pending
///
2018-11-03 17:02:41 +01:00
/// This is a convenience function around
/// [`NVIC::pend`](../cortex_m/peripheral/struct.NVIC.html#method.pend)
pub fn pend<I>(interrupt: I)
where
I: Nr,
{
2018-11-03 17:02:41 +01:00
NVIC::pend(interrupt)
}