rtic/examples/baseline.rs

58 lines
1.4 KiB
Rust
Raw Normal View History

2018-11-03 17:02:41 +01:00
//! examples/baseline.rs
#![deny(unsafe_code)]
#![deny(warnings)]
#![no_main]
#![no_std]
use panic_semihosting as _;
2018-11-03 17:02:41 +01:00
// NOTE: does NOT properly work on QEMU
2020-06-11 19:18:29 +02:00
#[rtic::app(device = lm3s6965, monotonic = rtic::cyccnt::CYCCNT)]
2020-05-19 20:00:13 +02:00
mod app {
2020-10-15 18:50:17 +02:00
use cortex_m_semihosting::{debug, hprintln};
use lm3s6965::Interrupt;
#[init]
2020-10-01 19:38:49 +02:00
fn init(cx: init::Context) -> init::LateResources {
// omitted: initialization of `CYCCNT`
2019-08-21 10:17:27 +02:00
hprintln!("init(baseline = {:?})", cx.start).unwrap();
2018-11-03 17:02:41 +01:00
// `foo` inherits the baseline of `init`: `Instant(0)`
foo::spawn().unwrap();
2020-10-01 19:38:49 +02:00
init::LateResources {}
2018-11-03 17:02:41 +01:00
}
#[task]
2019-08-21 10:17:27 +02:00
fn foo(cx: foo::Context) {
2018-11-03 17:02:41 +01:00
static mut ONCE: bool = true;
2019-08-21 10:17:27 +02:00
hprintln!("foo(baseline = {:?})", cx.scheduled).unwrap();
2018-11-03 17:02:41 +01:00
if *ONCE {
*ONCE = false;
2020-06-11 19:18:29 +02:00
rtic::pend(Interrupt::UART0);
2018-11-03 17:02:41 +01:00
} else {
debug::exit(debug::EXIT_SUCCESS);
}
}
#[task(binds = UART0)]
2019-08-21 10:17:27 +02:00
fn uart0(cx: uart0::Context) {
hprintln!("UART0(baseline = {:?})", cx.start).unwrap();
2018-11-03 17:02:41 +01:00
// `foo` inherits the baseline of `UART0`: its `start` time
foo::spawn().unwrap();
2018-11-03 17:02:41 +01:00
}
// RTIC requires that unused interrupts are declared in an extern block when
// using software tasks; these free interrupts will be used to dispatch the
// software tasks.
2018-11-03 17:02:41 +01:00
extern "C" {
fn SSI0();
2018-11-03 17:02:41 +01:00
}
2020-04-22 12:58:14 +02:00
}