rtic/macros/src/codegen/util.rs

197 lines
5.4 KiB
Rust
Raw Normal View History

2019-06-29 09:11:42 +02:00
use core::sync::atomic::{AtomicUsize, Ordering};
use crate::syntax::{ast::App, Context};
use proc_macro2::{Span, TokenStream as TokenStream2};
use quote::quote;
2023-01-03 15:10:59 +01:00
use syn::{Attribute, Ident};
const RTIC_INTERNAL: &str = "__rtic_internal";
/// Generates a `Mutex` implementation
pub fn impl_mutex(
app: &App,
cfgs: &[Attribute],
resources_prefix: bool,
name: &Ident,
2022-02-18 19:38:48 +01:00
ty: &TokenStream2,
ceiling: u8,
2022-02-18 19:38:48 +01:00
ptr: &TokenStream2,
) -> TokenStream2 {
let path = if resources_prefix {
quote!(shared_resources::#name)
} else {
quote!(#name)
};
let device = &app.args.device;
2022-04-20 10:46:03 +02:00
let masks_name = priority_masks_ident();
quote!(
#(#cfgs)*
2020-06-11 19:18:29 +02:00
impl<'a> rtic::Mutex for #path<'a> {
type T = #ty;
#[inline(always)]
fn lock<RTIC_INTERNAL_R>(&mut self, f: impl FnOnce(&mut #ty) -> RTIC_INTERNAL_R) -> RTIC_INTERNAL_R {
/// Priority ceiling
const CEILING: u8 = #ceiling;
unsafe {
2020-06-11 19:18:29 +02:00
rtic::export::lock(
#ptr,
CEILING,
#device::NVIC_PRIO_BITS,
2022-04-20 10:46:03 +02:00
&#masks_name,
f,
)
}
}
}
)
}
/// Generates an identifier for the `EXECUTOR_RUN` atomics (`async` API)
pub fn executor_run_ident(task: &Ident) -> Ident {
mark_internal_name(&format!("{}_EXECUTOR_RUN", task))
}
2020-08-27 13:21:56 +02:00
pub fn interrupt_ident() -> Ident {
2019-06-18 10:31:31 +02:00
let span = Span::call_site();
Ident::new("interrupt", span)
2019-06-18 10:31:31 +02:00
}
2019-06-20 06:19:59 +02:00
/// Whether `name` is an exception with configurable priority
pub fn is_exception(name: &Ident) -> bool {
let s = name.to_string();
2020-10-13 16:16:33 +02:00
matches!(
&*s,
"MemoryManagement"
| "BusFault"
| "UsageFault"
| "SecureFault"
| "SVCall"
| "DebugMonitor"
| "PendSV"
| "SysTick"
)
2019-06-20 06:19:59 +02:00
}
/// Mark a name as internal
pub fn mark_internal_name(name: &str) -> Ident {
Ident::new(&format!("{}_{}", RTIC_INTERNAL, name), Span::call_site())
}
2021-05-06 19:40:37 +02:00
/// Generate an internal identifier for tasks
pub fn internal_task_ident(task: &Ident, ident_name: &str) -> Ident {
2022-02-09 18:56:35 +01:00
mark_internal_name(&format!("{}_{}", task, ident_name))
2021-05-06 19:40:37 +02:00
}
2019-06-29 09:11:42 +02:00
fn link_section_index() -> usize {
static INDEX: AtomicUsize = AtomicUsize::new(0);
INDEX.fetch_add(1, Ordering::Relaxed)
}
2022-02-18 19:38:48 +01:00
/// Add `link_section` attribute
pub fn link_section_uninit() -> TokenStream2 {
let section = format!(".uninit.rtic{}", link_section_index());
2019-06-29 09:11:42 +02:00
2022-02-18 19:38:48 +01:00
quote!(#[link_section = #section])
2019-06-29 09:11:42 +02:00
}
2021-07-07 22:50:59 +02:00
/// Get the ident for the name of the task
pub fn get_task_name(ctxt: Context, app: &App) -> Ident {
let s = match ctxt {
Context::Init => app.init.name.to_string(),
Context::Idle => app
.idle
.as_ref()
.expect("RTIC-ICE: unable to find idle name")
.name
.to_string(),
2021-07-07 22:50:59 +02:00
Context::HardwareTask(ident) | Context::SoftwareTask(ident) => ident.to_string(),
};
Ident::new(&s, Span::call_site())
}
2021-07-05 21:40:01 +02:00
/// Generates a pre-reexport identifier for the "shared resources" struct
pub fn shared_resources_ident(ctxt: Context, app: &App) -> Ident {
let mut s = match ctxt {
2021-07-05 21:40:01 +02:00
Context::Init => app.init.name.to_string(),
Context::Idle => app
.idle
.as_ref()
.expect("RTIC-ICE: unable to find idle name")
.name
.to_string(),
Context::HardwareTask(ident) | Context::SoftwareTask(ident) => ident.to_string(),
};
2021-07-05 21:40:01 +02:00
s.push_str("SharedResources");
mark_internal_name(&s)
2021-07-05 21:40:01 +02:00
}
/// Generates a pre-reexport identifier for the "local resources" struct
pub fn local_resources_ident(ctxt: Context, app: &App) -> Ident {
let mut s = match ctxt {
Context::Init => app.init.name.to_string(),
Context::Idle => app
.idle
.as_ref()
.expect("RTIC-ICE: unable to find idle name")
.name
.to_string(),
2021-07-05 21:40:01 +02:00
Context::HardwareTask(ident) | Context::SoftwareTask(ident) => ident.to_string(),
};
s.push_str("LocalResources");
mark_internal_name(&s)
}
/// Generates an identifier for a ready queue, async task version
pub fn rq_async_ident(async_task_name: &Ident) -> Ident {
2023-01-04 21:33:41 +01:00
mark_internal_name(&format!("ASYNC_TASK_{}_RQ", async_task_name))
}
2020-12-13 14:52:16 +01:00
/// Suffixed identifier
2020-08-27 13:21:56 +02:00
pub fn suffixed(name: &str) -> Ident {
2019-06-18 10:31:31 +02:00
let span = Span::call_site();
2020-08-27 13:21:56 +02:00
Ident::new(name, span)
2019-06-18 10:31:31 +02:00
}
2021-07-06 22:47:48 +02:00
pub fn static_shared_resource_ident(name: &Ident) -> Ident {
2022-02-09 18:56:35 +01:00
mark_internal_name(&format!("shared_resource_{}", name))
2021-07-06 22:47:48 +02:00
}
Remove use of basepri register on thumbv8m.base The basepri register appears to be aviable on thumbv8m.main but not thumbv8m.base. At the very least, attempting to compile against a Cortex-M23 based Microchip ATSAML10E16A generates an error: ``` error[E0432]: unresolved import `cortex_m::register::basepri` --> /Users/dwatson/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-rtic-1.1.3/src/export.rs:25:5 | 25 | use cortex_m::register::basepri; | ^^^^^^^^^^^^^^^^^^^^^^^^^^^ no `basepri` in `register` ``` This is an attempt to account for the fact that thumbv8m.base (M23) MCUs don't have the BASEPRI register but have more than 32 interrupts. This moves away from the architecture specific config flags and switches to a more functional flag. Make the mask size depend on the max interrupt id Rather than assuming a fixed interrupt count of 32 this code uses an array of u32 bitmasks to calculate the priority mask. The size of this array is calculated at compile time based on the size of the largest interrupt id being used in the target code. For thumbv6m this should be equivalent to the previous version that used a single u32 mask. For thumbv8m.base it will be larger depending on the interrupts used. Don't write 0s to the ISER and ICER registers Writing 0s to these registers is a no-op. Since these masks should be calculated at compile time, this conditional should result in writes being optimized out of the code. Prevent panic on non-arm targets Panicking on unknown targets was breaking things like the doc build on linux. This change should only panic when building on unknown arm targets.
2022-07-03 18:24:11 +02:00
/// Generates an Ident for the number of 32 bit chunks used for Mask storage.
pub fn priority_mask_chunks_ident() -> Ident {
mark_internal_name("MASK_CHUNKS")
}
2022-04-20 10:46:03 +02:00
pub fn priority_masks_ident() -> Ident {
mark_internal_name("MASKS")
}
2021-07-06 22:47:48 +02:00
pub fn static_local_resource_ident(name: &Ident) -> Ident {
2022-02-09 18:56:35 +01:00
mark_internal_name(&format!("local_resource_{}", name))
2021-07-07 22:50:59 +02:00
}
pub fn declared_static_local_resource_ident(name: &Ident, task_name: &Ident) -> Ident {
2022-02-09 18:56:35 +01:00
mark_internal_name(&format!("local_{}_{}", task_name, name))
2021-07-06 22:47:48 +02:00
}
pub fn need_to_lock_ident(name: &Ident) -> Ident {
2022-02-09 18:56:35 +01:00
Ident::new(&format!("{}_that_needs_to_be_locked", name), name.span())
}
2020-12-13 14:52:16 +01:00
/// The name to get better RT flag errors
pub fn rt_err_ident() -> Ident {
Ident::new(
2021-12-25 13:17:16 +01:00
"you_must_enable_the_rt_feature_for_the_pac_in_your_cargo_toml",
2020-12-13 14:52:16 +01:00
Span::call_site(),
)
}