2017-07-29 07:34:00 +02:00
|
|
|
//! Real Time For the Masses (RTFM) framework for ARM Cortex-M microcontrollers
|
2017-07-21 05:53:44 +02:00
|
|
|
//!
|
2018-11-03 17:02:41 +01:00
|
|
|
//! **IMPORTANT**: This crate is published as [`cortex-m-rtfm`] on crates.io but the name of the
|
|
|
|
//! library is `rtfm`.
|
2017-07-21 05:53:44 +02:00
|
|
|
//!
|
2018-11-03 17:02:41 +01:00
|
|
|
//! [`cortex-m-rtfm`]: https://crates.io/crates/cortex-m-rtfm
|
2017-07-21 05:53:44 +02:00
|
|
|
//!
|
2018-11-03 17:02:41 +01:00
|
|
|
//! The user level documentation can be found [here].
|
2017-07-21 05:53:44 +02:00
|
|
|
//!
|
2018-11-03 19:29:44 +01:00
|
|
|
//! [here]: ../../book/
|
2017-07-21 05:53:44 +02:00
|
|
|
//!
|
2018-11-03 17:02:41 +01:00
|
|
|
//! Don't forget to check the documentation of the [`#[app]`] attribute, which is the main component
|
|
|
|
//! of the framework.
|
2017-07-21 05:53:44 +02:00
|
|
|
//!
|
2018-11-03 17:02:41 +01:00
|
|
|
//! [`#[app]`]: ../cortex_m_rtfm_macros/attr.app.html
|
2017-07-21 05:53:44 +02:00
|
|
|
//!
|
2018-11-03 17:02:41 +01:00
|
|
|
//! # Cargo features
|
2017-07-21 05:53:44 +02:00
|
|
|
//!
|
2018-11-03 17:02:41 +01:00
|
|
|
//! - `timer-queue`. This opt-in feature enables the `schedule` API which can be used to schedule
|
|
|
|
//! tasks to run in the future. Also see [`Instant`] and [`Duration`].
|
2017-07-21 05:53:44 +02:00
|
|
|
//!
|
2018-11-03 17:02:41 +01:00
|
|
|
//! [`Instant`]: struct.Instant.html
|
|
|
|
//! [`Duration`]: struct.Duration.html
|
|
|
|
|
2017-07-21 05:53:44 +02:00
|
|
|
#![deny(missing_docs)]
|
|
|
|
#![deny(warnings)]
|
2017-03-05 06:26:14 +01:00
|
|
|
#![no_std]
|
|
|
|
|
2018-11-03 17:02:41 +01:00
|
|
|
#[cfg(feature = "timer-queue")]
|
2018-11-04 18:50:42 +01:00
|
|
|
use core::cmp::Ordering;
|
|
|
|
use core::{fmt, ops};
|
2017-03-05 06:26:14 +01:00
|
|
|
|
2018-11-03 17:02:41 +01:00
|
|
|
#[cfg(not(feature = "timer-queue"))]
|
|
|
|
use cortex_m::peripheral::SYST;
|
|
|
|
use cortex_m::{
|
2018-11-04 18:50:42 +01:00
|
|
|
interrupt::Nr,
|
2018-11-03 17:02:41 +01:00
|
|
|
peripheral::{CBP, CPUID, DCB, DWT, FPB, FPU, ITM, MPU, NVIC, SCB, TPIU},
|
|
|
|
};
|
2017-07-21 06:14:41 +02:00
|
|
|
pub use cortex_m_rtfm_macros::app;
|
2018-11-03 17:02:41 +01:00
|
|
|
|
|
|
|
#[doc(hidden)]
|
|
|
|
pub mod export;
|
2017-09-22 13:45:28 +02:00
|
|
|
#[doc(hidden)]
|
2018-11-03 17:02:41 +01:00
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
mod tq;
|
2017-09-22 13:45:28 +02:00
|
|
|
|
2018-12-16 19:34:16 +01:00
|
|
|
#[cfg(all(feature = "timer-queue", armv6m))]
|
|
|
|
compile_error!(
|
|
|
|
"The `timer-queue` feature is currently not supported on ARMv6-M (`thumbv6m-none-eabi`)"
|
|
|
|
);
|
|
|
|
|
2018-11-03 17:02:41 +01:00
|
|
|
/// Core peripherals
|
|
|
|
///
|
|
|
|
/// This is `cortex_m::Peripherals` minus the peripherals that the RTFM runtime uses
|
|
|
|
///
|
|
|
|
/// - The `NVIC` field is never present.
|
|
|
|
/// - When the `timer-queue` feature is enabled the following fields are *not* present: `DWT` and
|
|
|
|
/// `SYST`.
|
|
|
|
#[allow(non_snake_case)]
|
|
|
|
pub struct Peripherals<'a> {
|
|
|
|
/// Cache and branch predictor maintenance operations (not present on Cortex-M0 variants)
|
|
|
|
pub CBP: CBP,
|
|
|
|
|
|
|
|
/// CPUID
|
|
|
|
pub CPUID: CPUID,
|
|
|
|
|
|
|
|
/// Debug Control Block (by value if the `timer-queue` feature is disabled)
|
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
pub DCB: &'a mut DCB,
|
|
|
|
|
|
|
|
/// Debug Control Block (borrowed if the `timer-queue` feature is enabled)
|
|
|
|
#[cfg(not(feature = "timer-queue"))]
|
|
|
|
pub DCB: DCB,
|
|
|
|
|
|
|
|
/// Data Watchpoint and Trace unit (not present if the `timer-queue` feature is enabled)
|
|
|
|
#[cfg(not(feature = "timer-queue"))]
|
|
|
|
pub DWT: DWT,
|
2017-07-21 05:53:44 +02:00
|
|
|
|
2018-11-03 17:02:41 +01:00
|
|
|
/// Flash Patch and Breakpoint unit (not present on Cortex-M0 variants)
|
|
|
|
pub FPB: FPB,
|
2017-07-21 05:53:44 +02:00
|
|
|
|
2018-11-03 17:02:41 +01:00
|
|
|
/// Floating Point Unit (only present on `thumbv7em-none-eabihf`)
|
|
|
|
pub FPU: FPU,
|
|
|
|
|
|
|
|
/// Instrumentation Trace Macrocell (not present on Cortex-M0 variants)
|
|
|
|
pub ITM: ITM,
|
|
|
|
|
|
|
|
/// Memory Protection Unit
|
|
|
|
pub MPU: MPU,
|
|
|
|
|
|
|
|
// Nested Vector Interrupt Controller
|
|
|
|
// pub NVIC: NVIC,
|
|
|
|
/// System Control Block
|
|
|
|
pub SCB: &'a mut SCB,
|
|
|
|
|
|
|
|
/// SysTick: System Timer (not present if the `timer-queue` is enabled)
|
|
|
|
#[cfg(not(feature = "timer-queue"))]
|
|
|
|
pub SYST: SYST,
|
|
|
|
|
|
|
|
/// Trace Port Interface Unit (not present on Cortex-M0 variants)
|
|
|
|
pub TPIU: TPIU,
|
|
|
|
}
|
|
|
|
|
|
|
|
/// A measurement of a monotonically nondecreasing clock. Opaque and useful only with `Duration`
|
2017-07-29 07:34:00 +02:00
|
|
|
///
|
2018-11-03 17:02:41 +01:00
|
|
|
/// This data type is only available when the `timer-queue` feature is enabled
|
|
|
|
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
|
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
pub struct Instant(i32);
|
|
|
|
|
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
impl Instant {
|
|
|
|
/// IMPLEMENTATION DETAIL. DO NOT USE
|
|
|
|
#[doc(hidden)]
|
|
|
|
pub fn artificial(timestamp: i32) -> Self {
|
|
|
|
Instant(timestamp)
|
|
|
|
}
|
|
|
|
|
|
|
|
/// Returns an instant corresponding to "now"
|
|
|
|
pub fn now() -> Self {
|
|
|
|
Instant(DWT::get_cycle_count() as i32)
|
|
|
|
}
|
|
|
|
|
|
|
|
/// Returns the amount of time elapsed since this instant was created.
|
|
|
|
pub fn elapsed(&self) -> Duration {
|
|
|
|
Instant::now() - *self
|
|
|
|
}
|
|
|
|
|
|
|
|
/// Returns the amount of time elapsed from another instant to this one.
|
|
|
|
pub fn duration_since(&self, earlier: Instant) -> Duration {
|
|
|
|
let diff = self.0 - earlier.0;
|
|
|
|
assert!(diff >= 0, "second instant is later than self");
|
|
|
|
Duration(diff as u32)
|
2017-07-21 05:53:44 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-11-03 17:02:41 +01:00
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
impl ops::AddAssign<Duration> for Instant {
|
|
|
|
fn add_assign(&mut self, dur: Duration) {
|
|
|
|
debug_assert!(dur.0 < (1 << 31));
|
|
|
|
self.0 = self.0.wrapping_add(dur.0 as i32);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
impl ops::Add<Duration> for Instant {
|
|
|
|
type Output = Self;
|
2017-07-27 18:37:58 +02:00
|
|
|
|
2018-11-03 17:02:41 +01:00
|
|
|
fn add(mut self, dur: Duration) -> Self {
|
|
|
|
self += dur;
|
|
|
|
self
|
|
|
|
}
|
|
|
|
}
|
2017-07-27 21:59:31 +02:00
|
|
|
|
2018-11-03 17:02:41 +01:00
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
impl ops::SubAssign<Duration> for Instant {
|
|
|
|
fn sub_assign(&mut self, dur: Duration) {
|
|
|
|
// XXX should this be a non-debug assertion?
|
|
|
|
debug_assert!(dur.0 < (1 << 31));
|
|
|
|
self.0 = self.0.wrapping_sub(dur.0 as i32);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
impl ops::Sub<Duration> for Instant {
|
|
|
|
type Output = Self;
|
|
|
|
|
|
|
|
fn sub(mut self, dur: Duration) -> Self {
|
|
|
|
self -= dur;
|
|
|
|
self
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
impl ops::Sub<Instant> for Instant {
|
|
|
|
type Output = Duration;
|
|
|
|
|
|
|
|
fn sub(self, other: Instant) -> Duration {
|
|
|
|
self.duration_since(other)
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
impl Ord for Instant {
|
|
|
|
fn cmp(&self, rhs: &Self) -> Ordering {
|
|
|
|
self.0.wrapping_sub(rhs.0).cmp(&0)
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
impl PartialOrd for Instant {
|
|
|
|
fn partial_cmp(&self, rhs: &Self) -> Option<Ordering> {
|
|
|
|
Some(self.cmp(rhs))
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/// A `Duration` type to represent a span of time.
|
|
|
|
///
|
|
|
|
/// This data type is only available when the `timer-queue` feature is enabled
|
|
|
|
#[derive(Clone, Copy, Eq, Ord, PartialEq, PartialOrd)]
|
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
pub struct Duration(u32);
|
|
|
|
|
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
impl ops::AddAssign for Duration {
|
|
|
|
fn add_assign(&mut self, dur: Duration) {
|
|
|
|
self.0 += dur.0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
impl ops::Add<Duration> for Duration {
|
|
|
|
type Output = Self;
|
|
|
|
|
|
|
|
fn add(self, other: Self) -> Self {
|
|
|
|
Duration(self.0 + other.0)
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
impl ops::SubAssign for Duration {
|
|
|
|
fn sub_assign(&mut self, rhs: Duration) {
|
|
|
|
self.0 -= rhs.0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
impl ops::Sub<Duration> for Duration {
|
|
|
|
type Output = Self;
|
|
|
|
|
|
|
|
fn sub(self, rhs: Self) -> Self {
|
|
|
|
Duration(self.0 - rhs.0)
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/// Adds the `cycles` method to the `u32` type
|
|
|
|
///
|
|
|
|
/// This trait is only available when the `timer-queue` feature is enabled
|
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
pub trait U32Ext {
|
|
|
|
/// Converts the `u32` value into clock cycles
|
|
|
|
fn cycles(self) -> Duration;
|
|
|
|
}
|
|
|
|
|
|
|
|
#[cfg(feature = "timer-queue")]
|
|
|
|
impl U32Ext for u32 {
|
|
|
|
fn cycles(self) -> Duration {
|
|
|
|
Duration(self)
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/// Memory safe access to shared resources
|
|
|
|
///
|
|
|
|
/// In RTFM, locks are implemented as critical sections that prevent other tasks from *starting*.
|
|
|
|
/// These critical sections are implemented by temporarily increasing the dynamic priority (see
|
|
|
|
/// [BASEPRI]) of the current context.
|
|
|
|
///
|
|
|
|
/// [BASEPRI]: https://developer.arm.com/products/architecture/cpu-architecture/m-profile/docs/100701/latest/special-purpose-mask-registers
|
2018-11-04 18:50:42 +01:00
|
|
|
pub trait Mutex {
|
2018-11-03 17:02:41 +01:00
|
|
|
/// Data protected by the mutex
|
2018-11-04 18:50:42 +01:00
|
|
|
type T;
|
2018-11-03 17:02:41 +01:00
|
|
|
|
2018-11-04 18:50:42 +01:00
|
|
|
/// Creates a critical section and grants temporary access to the protected data
|
|
|
|
fn lock<R, F>(&mut self, f: F) -> R
|
|
|
|
where
|
|
|
|
F: FnOnce(&mut Self::T) -> R;
|
|
|
|
}
|
2018-11-03 17:02:41 +01:00
|
|
|
|
2018-11-04 18:50:42 +01:00
|
|
|
impl<'a, M> Mutex for &'a mut M
|
|
|
|
where
|
|
|
|
M: Mutex,
|
|
|
|
{
|
|
|
|
type T = M::T;
|
2018-11-03 17:02:41 +01:00
|
|
|
|
|
|
|
fn lock<R, F>(&mut self, f: F) -> R
|
|
|
|
where
|
2018-11-04 18:50:42 +01:00
|
|
|
F: FnOnce(&mut Self::T) -> R,
|
2018-11-03 17:02:41 +01:00
|
|
|
{
|
2018-11-04 18:50:42 +01:00
|
|
|
(**self).lock(f)
|
2017-03-05 06:26:14 +01:00
|
|
|
}
|
2018-11-04 18:50:42 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
/// Newtype over `&'a mut T` that implements the `Mutex` trait
|
|
|
|
///
|
|
|
|
/// The `Mutex` implementation for this type is a no-op, no critical section is created
|
|
|
|
pub struct Exclusive<'a, T>(pub &'a mut T);
|
|
|
|
|
|
|
|
impl<'a, T> Mutex for Exclusive<'a, T> {
|
|
|
|
type T = T;
|
2018-11-03 17:02:41 +01:00
|
|
|
|
|
|
|
fn lock<R, F>(&mut self, f: F) -> R
|
|
|
|
where
|
2018-11-04 18:50:42 +01:00
|
|
|
F: FnOnce(&mut Self::T) -> R,
|
2018-11-03 17:02:41 +01:00
|
|
|
{
|
2018-11-04 18:50:42 +01:00
|
|
|
f(self.0)
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
impl<'a, T> fmt::Debug for Exclusive<'a, T>
|
|
|
|
where
|
|
|
|
T: fmt::Debug,
|
|
|
|
{
|
2018-12-16 19:16:19 +01:00
|
|
|
fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
|
2018-11-04 18:50:42 +01:00
|
|
|
(**self).fmt(f)
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
impl<'a, T> fmt::Display for Exclusive<'a, T>
|
|
|
|
where
|
|
|
|
T: fmt::Display,
|
|
|
|
{
|
2018-12-16 19:16:19 +01:00
|
|
|
fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
|
2018-11-04 18:50:42 +01:00
|
|
|
(**self).fmt(f)
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
impl<'a, T> ops::Deref for Exclusive<'a, T> {
|
|
|
|
type Target = T;
|
|
|
|
|
|
|
|
fn deref(&self) -> &T {
|
|
|
|
self.0
|
2018-11-03 17:02:41 +01:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-11-04 18:50:42 +01:00
|
|
|
impl<'a, T> ops::DerefMut for Exclusive<'a, T> {
|
|
|
|
fn deref_mut(&mut self) -> &mut T {
|
|
|
|
self.0
|
|
|
|
}
|
2017-03-10 05:59:50 +01:00
|
|
|
}
|
2017-03-05 06:26:14 +01:00
|
|
|
|
2018-11-03 17:02:41 +01:00
|
|
|
/// Sets the given `interrupt` as pending
|
2017-07-25 05:46:29 +02:00
|
|
|
///
|
2018-11-03 17:02:41 +01:00
|
|
|
/// This is a convenience function around
|
|
|
|
/// [`NVIC::pend`](../cortex_m/peripheral/struct.NVIC.html#method.pend)
|
|
|
|
pub fn pend<I>(interrupt: I)
|
2017-07-07 06:25:29 +02:00
|
|
|
where
|
|
|
|
I: Nr,
|
|
|
|
{
|
2018-11-03 17:02:41 +01:00
|
|
|
NVIC::pend(interrupt)
|
2017-07-07 06:25:29 +02:00
|
|
|
}
|